| |
|
 |
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY39030Z208-233NTC CY39030V208-233NTC CY39030V256-233NTC CY39030Z256-233NTC CY39100V388 39K50 39K100 39K165 39K200 39K30
|
| OCR Text |
...d -- LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and gtl+ * Compatible with NOBLTM, ZBTTM, and QDRT...to 66-MHz 64-bit PCI spec, rev. 2.2) * CompactPCI hot swap ready * Multiple package/pinout offering ... |
| Description |
CPLDs at FPGA DensitiesTM
|
| File Size |
1,207.27K /
86 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS8522
|
| OCR Text |
...gle-ended input signal (LVCMOS, LVTTL, gtl) to LVPECL levels with resistor bias on nCLK input * Output skew: 50ps (typical) * Part-to-part skew: 70ps (typical) * VOH = 1.2V (maximum) * 3.3V core,1.8V output operating supply voltages * 0C to... |
| Description |
Dual, 1-to-1, LVCMOS-to-LVHSTL Translator. VOHmax = 1.2V
From old datasheet system
|
| File Size |
93.15K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL6325E QL6325E_DS
|
| OCR Text |
...l * Programmable I/O standards: LVTTL, LVCMOS, LVCMOS18, PCI, gtl+, SSTL2, and SSTL3 Eight independent I/O banks Three register configuratio...to logic synthesis, to place and route, to power calculation, and simulation. The package provides a... |
| Description |
FPGA Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
687.14K /
56 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL6325 QL6325_DS
|
| OCR Text |
...* Programmable I/O Standards: * LVTTL, LVCMOS, PCI, gtl+, SSTL2, and SSTL3 * Eight Independent I/O Banks * Three Register Configurations: In...to Table 9. Logic Cell diagrams and waveforms are provided from Figure 2 to Figure 15.
Figure 2: ... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
858.84K /
40 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL6600 QL6600_DS
|
| OCR Text |
...* Programmable I/O Standards: * LVTTL, LVCMOS, PCI, gtl+, SSTL2, and SSTL3 * Eight Independent I/O Banks * Three Register Configurations: In...to Table 9. Logic Cell diagrams and waveforms are provided from Figure 2 to Figure 15.
Figure 2: ... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
929.52K /
41 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
