| |
|
 |
quicklogic
|
| Part No. |
QL7160
|
| OCR Text |
...* Programmable I/O Standards: * LVTTL, LVCMOS, PCI, gtl+, SSTL2,
PLL
High Speed Logic Cells 488K Gates
Memory - Dual Port RAM PLL
Fi...to Table 9. Logic Cell diagrams and waveforms are provided from Figure 2 to Figure 15.
Figure 2: ... |
| Description |
Combining Performance, Density and Embedded RAM
|
| File Size |
932.82K /
42 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
quicklogic
|
| Part No. |
QL7100 QL7100_DS
|
| OCR Text |
...* Programmable I/O Standards: * LVTTL, LVCMOS, PCI, gtl+, SSTL2,
PLL
High Speed Logic Cells 248K Gates
Memory - Dual Port RAM PLL
Fi...to Table 9. Logic Cell diagrams and waveforms are provided from Figure 2 to Figure 15.
Figure 2: ... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
859.00K /
41 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8737-11
|
| OCR Text |
...gle ended input signal (LVCMOS, LVTTL, gtl) to LVPECL levels with resistor bias on nCLK input * Output skew: 60ps (maximum) * Part-to-part skew: 200ps (maximum) * Bank skew: Bank A - 20ps (maximum), Bank B - 35ps (maximum) * Additive phase ... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator
From old datasheet system
|
| File Size |
203.80K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8737I-11 ICS8737-11I
|
| OCR Text |
...gle ended input signal (LVCMOS, LVTTL, gtl) to LVPECL levels with resistor bias on nCLK input * Output skew: 75ps (maximum) * Part-to-part skew: 300ps (maximum) * Bank skew: Bank A - 30ps (maximum) Bank B - 45ps (maximum) * 3.3V operating s... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator. Industrial Temperature.
From old datasheet system
|
| File Size |
98.98K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL7120 QL7120_DS
|
| OCR Text |
...* Programmable I/O Standards: * LVTTL, LVCMOS, PCI, gtl+, SSTL2, Figure 1: EclipsePlus Block Diagram
and SSTL3
* Eight Independent I/O B...to Table 9. Logic Cell diagrams and waveforms are provided from Figure 2 to Figure 15.
Figure 2: ... |
| Description |
Combining Performance, Density, and Embedded RAM
From old datasheet system
|
| File Size |
855.59K /
40 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
