|
|
 |
Motorola
|
Part No. |
MPC954
|
OCR Text |
...ice. The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board this level of ... |
Description |
Low Voltage PLL Clock Drlver From old datasheet system
|
File Size |
89.34K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Xilinx
|
Part No. |
XCR5064 DS043
|
OCR Text |
...e patented full CMOS FZP design technique. For 3V applications, Xilinx also offers the high speed PZ3064 CPLD that offers these features in a full 3V implementation. The Xilinx FZP CPLDs utilize the patented XPLA (eXtended Programmable Logi... |
Description |
Product Specification From old datasheet system
|
File Size |
250.17K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|