|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
23S08-1DC 23S08-1DC8
|
OCR Text |
...utput bank ? external feedback (fbk) pin is used to synchronize the outputs to the clock input ? output skew <200 ps ? low jitter <200 ps cycle-to-cycle ? 1x, 2x, 4x output options (see table): ? idt23s08-1 1x ? idt23s08-2 1x, 2x ? idt23s... |
Description |
23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
File Size |
72.65K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
 |

CYPRESS[Cypress Semiconductor] Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
|
Part No. |
CY2308 CY2308SC-1 CY2308SC-1H CY2308SC-2 CY2308SC-3 CY2308SC-4 CY2308SC-5H CY2308SI-1 CY2308SI-1H CY2308SI-2 CY2308SI-3 CY2308SI-4 CY2308SI-5H CY2308SXC-1 CY2308SXC-1H CY2308SXC-2 CY2308SXC-3 CY2308SXC-4 CY2308SXC-5H CY2308SXI-1 CY2308SXI-1H CY2308SXI-2 CY2308SXI-3 CY2308SXI-4 CY2308SXI-5H CY2308ZC-1H CY2308ZC-5H CY2308ZI-1H CY2308ZI-5H CY2308ZXC-1H CY2308ZXC-5H CY2308ZXI-1H CY2308ZXI-5H CYPRESSSEMICONDUCTORCORP-CY2308ZC-5H
|
OCR Text |
fbk input * Multiple configurations, see "Available CY2308 Configurations" table * Multiple low-skew outputs -- Output-output skew less than 200 ps -- Device-device skew less than 700 ps -- Two banks of four outputs, three-stateable by two ... |
Description |
3.3V Zero Delay Buffer 3.3V Zero Delay Buffer 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 AC 5C 2#16 1#12 2#4 PIN PLUG 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
File Size |
200.25K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|