fbk pdf Datasheet P11 Full Text Search --- IC-ON-LINE

fbk Datasheet PDF File

For fbk Found Datasheets File :: 212 Search Time::1.422ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |

				SpectraLinear Inc
Part No.	SL23EP04SI-1 SL23EP04SI-1H SL23EP04SI-1HT SL23EP04SI-1T SL23EP04SI-2 SL23EP04SI-2H SL23EP04SI-2HT SL23EP04SI-2T SL23EP04SC-1 SL23EP04SC-1H SL23EP04SC-1HT SL23EP04SC-1T SL23EP04SC-2 SL23EP04SC-2H SL23EP04SC-2HT SL23EP04SC-2T SL23EP04
OCR Text	...on-chip PLL and a feedback pin (fbk) which can be used to obtain feedback from any one of the 4 output clocks. The SL23EP04 offers X/2,1X and 2X frequency options at the output with respect to input reference clock. Refer to the "Product Co...
Description	Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer(ZDB)
File Size	161.12K / 14 Page	View it Online	Download Datasheet

				http:// SpectraLinear Inc
Part No.	SL23EP08SI-1 SL23EP08SI-1H SL23EP08SI-1HT SL23EP08SI-1T SL23EP08SI-2 SL23EP08SI-2T SL23EP08SI-4 SL23EP08SI-4T SL23EP08SC-1 SL23EP08SC-5H SL23EP08SC-5HT SL23EP08ZI-1H SL23EP08ZI-1HT SL23EP08SC-1H SL23EP08SC-1HT SL23EP08SC-1T SL23EP08SC-2 SL23EP08SC-2H SL23EP08SC-2HT SL23EP08SC-2T SL23EP08SC-4 SL23EP08SC-4T SL23EP08ZC-1H SL23EP08ZC-1HT
OCR Text	...on-chip PLL and a feedback pin (fbk) which can be used to obtain feedback from any one of the output clocks. The SL23EP08 has two (2) clock driver banks each with four (4) clock outputs. These outputs are controlled by two (2) select input ...
Description	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
File Size	170.78K / 18 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY2304SC-1T CY2304SC-2T CY2304SI-1T CY2304SI-2T CY2304SXC-1 CY2304SXI-2 CY2304SXI-1 CY2304SXC-2 CY230405 CY2304SXI-1T CY2304SXC-2T CY2304SXC-1T CY2304SXI-2T CY2304SC-1 CY2304SC-2 CY2304SI-1 CY2304SI-2
OCR Text	fbk input * Multiple configurations--see "Available Configurations" table * Multiple low-skew outputs * 10-MHz to 133-MHz operating range * 90 ps typical peak cycle-to-cycle jitter at 15pF, 66MHz * Space-saving 8-pin 150-mil SOIC package * ...
Description	Zero input-output propagation delay, adjustable by capacitive load on fbk input 3.3V Zero Delay Buffer
File Size	139.23K / 8 Page	View it Online	Download Datasheet

				Integrated Device Technology INTEGRATED DEVICE TECHNOLOGY INC
Part No.	23S08-2DCG8 23S08-2DCGI 23S08-2DCGI8 23S08-4DCGI 23S08-4DCGI8 23S08-5HDCG 23S08-5HDCG8 23S08-1DCGI8 23S08-1HDCGI8 23S08-1DCG8 23S08-3DCG8 23S08-2HDCG 23S08-2HDCG8
OCR Text	...utput bank ? external feedback (fbk) pin is used to synchronize the outputs to the clock input ? output skew <200 ps ? low jitter <200 ps cycle-to-cycle ? 1x, 2x, 4x output options (see table): ? idt23s08-1 1x ? idt23s08-2 1x, 2x ? idt23s...
Description	3.3V ZERO DELAY CLOCK MULTIPLIER, SPREAD SPECTRUM COMPATIBLE 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
File Size	69.38K / 10 Page	View it Online	Download Datasheet

				Cypress Semiconductor, Corp.
Part No.	CY23FP12-002 CY3692 CY23FP12OC-002 CY23FP12OC-002T CY23FP12OI-002 CY23FP12OI-002T
OCR Text	... CLKA1 CLKA2 CLKA3 REFSEL fbk CLKA0 CLKA1 VSSA CLKA2 CLKA3 VDDA VSSA CLKA4 CLKA5 VDDA VSSC S1 REFSEL REF1 REF2 fbk /M /N 100 to 400MHz PLL /1 /2 /3 /4 /X /2X CLKA4 CLKA5 VSSA VDDB CLKB0 CLKB1 CLKB2 CLKB3 Test Logic S[2:1] ...
Description	23FP SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 5.30 MM, SSOP-28 200-MHz Field Programmable Zero Delay Buffer
File Size	207.98K / 10 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY2303 CY2303SC CY2303SCT CY2303SI CY2303SIT CY2303SXC CY2303SXCT CY2303SXI CY2303SXIT
OCR Text	...l Temperature Block Diagram fbk Pin Configuration 8-pin SOIC Top View x1 REF REFIN PLL x2 REFx2 REF GND REFIN N/C 1 2 3 4 8 7 6 5 OE VDD REFx4 REFx2 x4 OE REFx4 Cypress Semiconductor Corporation Document ...
Description	Phase-Aligned Clock Multiplier
File Size	123.40K / 7 Page	View it Online	Download Datasheet

				Cypress Semiconductor, Corp.
Part No.	CY23FS08-04 CY23FS08OXI-04 CY23FS08OXI-04T
OCR Text	...N XOUT REFSEL DCXO REF1 REF2 fbk FailsafeTM Block PLL 4 4 CLKA[1:4] CLKB[1:4] Decoder FAIL# /SAFE S[4:1] 4 Cypress Semiconductor Corporation Document Number: 001-17042 Rev. ** * 198 Champion Court * San Jose, CA 9...
Description	133 MHz, OTHER CLOCK GENERATOR, PDSO28 5.30 MM, LEAD FREE, SSOP-28 FailSafe⑩ 1.8V Zero Delay Buffer FailSafe 1.8V Zero Delay Buffer
File Size	256.03K / 11 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY23FS08OC CY23FS08OCT CY23FS08OI CY23FS08OIT CY23FS08OXC CY23FS08OXCT CY23FS08OXI CY23FS08OXIT CY23FS0806
OCR Text	...REF2 VSSB CLKB1 4 REF1 REF2 fbk FailsafeTM Block PLL CLKA[1:4] CLKB[1:4] CLKB2 S2 S3 VDDB VSSB CLKB3 4 Decoder FAIL# /SAFE S[4:1] 4 CLKB4 VDDB VDDC XIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 CY23FS08 28 27 26 25 24 23 ...
Description	Failsafe 2.5V/ 3.3V Zero Delay Buffer Failsafe⑩ 2.5V/ 3.3V Zero Delay Buffer
File Size	267.31K / 12 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY23S08ZXC-1H CY23S08SI-1 CY23S08SI-1H CY23S08SI-1HT CY23S08SI-1T CY23S08SI-2 CY23S08SI-2T CY23S08SI-4 CY23S08SI-4T CY23S08SXI-1H CY23S08SXI-1HT CY23S08SXI-2 CY23S08SXI-2T CY23S08SXI-4 CY23S08SXI-4T CY23S08SXC-1 CY23S08SXC-1T CY23S08SXC-2 CY23S08SXC-2H CY23S08SXC-2HT CY23S08SXC-2T CY23S08SXC-4 CY23S08SXC-4T
OCR Text	fbk input Multiple configurations, see Table 3 on page 3 Multiple low-skew outputs 45 ps typical output-output skew(-1) Two banks of four outputs, three-stateable by two select inputs 10 MHz to 133 MHz operating range 65 ps typical cycle-...
Description	3.3V Zero Delay Buffer
File Size	198.33K / 10 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY7B9945V-2AXCT CY7B9945V-5AXC CY7B9945V-2AC CY7B9945V-2AI CY7B9945V-2AIT CY7B9945V-2AXC CY7B9945V-2AXI CY7B9945V-2AXIT CY7B9945V-5AC CY7B9945V-5AI CY7B9945V-5AXCT
OCR Text	...FA+ REFALO C K REFB+ REFBREFSEL fbk MODE FBF0 FBDS0 FBDS1 PLL 3 3 3 D iv id e and Phase S e le c t QF 1F0 1F1 1D S0 1D S1 1F2 1F3 3 3 3 3 3 3 D IS 1 1Q 0 1Q 1 D iv id e and Phase S e le c t 1Q 2 1Q 3 2Q 0 2F0 2F...
Description	High Speed Multi-phase PLL Clock Buffer
File Size	258.83K / 11 Page	View it Online	Download Datasheet

For fbk Found Datasheets File :: 212 Search Time::1.422ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |