View UCD3138_9048501.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

an important notice at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. production data. UCD3138 slusap2g ? march 2012 ? revised september 2016 UCD3138 highly integrated digital controller for isolated power 1 device overview 1 1.1 features 1 ? digital control of up to 3 independent feedback loops ? dedicated pid-based hardware ? 2-pole/2-zero configurable ? nonlinear control ? up to 16 mhz error analog-to-digital converter (eadc) ? configurable resolution as small as 1mv/lsb ? automatic resolution selection ? up to 8x oversampling ? hardware-based averaging (up to 8x) ? 14-bit effective digital-to-analog converter (dac) ? adaptive sample trigger positioning ? up to 8 high resolution digital pulse width modulated (dpwm) outputs ? 250-ps pulse width resolution ? 4-ns frequency resolution ? 4-ns phase resolution ? adjustable phase shift between outputs ? adjustable dead-band between pairs ? cycle-by-cycle duty cycle matching ? up to 2-mhz switching frequency ? configurable pwm edge movement ? trailing modulation ? leading modulation ? triangular modulation ? configurable feedback control ? voltage mode ? average current mode ? peak current mode control ? constant current ? constant power ? configurable modulation methods ? frequency modulation ? phase shift modulation ? pulse width modulation ? fast, automatic, and smooth mode switching ? frequency modulation and pwm ? phase shift modulation and pwm ? high efficiency and light load management ? burst mode ? ideal diode emulation ? synchronous rectifier soft on/off ? low ic standby power ? soft start / stop with and without prebias ? fast input voltage feed forward hardware ? primary side voltage sensing ? copper trace current sensing ? flux and phase current balancing for nonpeak current mode control applications ? current share bus support ? analog average ? master and slave ? feature rich fault protection options ? 7 high-speed analog comparators ? cycle-by-cycle current limiting ? programmable fault counting ? external fault inputs ? 10 digital comparators ? programmable blanking time ? synchronization of dpwm waveforms between multiple UCD3138 devices ? 14-channel, 12-bit, 267-ksps general-purpose adc with integrated ? programmable averaging filters ? dual sample and hold ? internal temperature sensor ? fully programmable high-performance 31.25 mhz, 32-bit arm7tdmi-s ? processor ? 32kb of program flash ? 2kb of data flash with ecc ? 4kb of data ram ? 4kb of boot rom enables firmware boot-load in the field via i 2 c or uart ? communication peripherals ? i 2 c/pmbus ? 2 uarts on UCD3138rgc (64-pin qfn) ? 1 uart on UCD3138rha/UCD3138rmh (40-pin qfn) and UCD3138rja (40-pin vqfn) ? timer capture with selectable input pins ? up to 5 additional general purpose timers ? built in watchdog: bod and por ? 64-pin qfn and 40-pin qfn packages ? operating temperature: ? 40 c to 125 c ? fusion_digital_power_designer gui support productfolder sample &buy technical documents tools & software support &community
2 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 device overview copyright ? 2012 ? 2016, texas instruments incorporated 1.2 applications ? power supplies and telecom rectifiers ? power factor correction ? isolated dc-dc modules (1) for more information, see section 11 , mechanical packaging and orderable information . (2) recommended for new 40-pin designs with advanced blr performance. 1.3 description the UCD3138 is a digital power supply controller from texas instruments offering superior levels of integration and performance in a single-chip solution. the flexible nature of the UCD3138 makes it suitable for a wide variety of power conversion applications. in addition, multiple peripherals inside the device have been specifically optimized to enhance the performance of ac-dc and isolated dc-dc applications and reduce the solution component count in the it and network infrastructure space. the UCD3138 controller is a fully programmable solution offering customers complete control of their application, along with ample ability to differentiate their solution. at the same time, ti is committed to simplifying our customers' development effort by offering best-in-class development tools, including application firmware, code composer studio ? software development environment, and ti ? s power development gui which lets customers configure and monitor key system parameters. at the core of the UCD3138 controller are the digital control loop peripherals, also known as digital power peripherals (dpps). each dpp implements a high-speed digital control loop consisting of a dedicated error analog-to-digital converter (eadc), a pid-based 2-pole/2-zero digital compensator and dpwm outputs with 250-ps pulse width resolution. the device also contains a 12-bit, 267-ksps general-purpose adc with up to 14 channels, timers, interrupt control, pmbus, and uart communications ports. the device is based on a 32-bit arm7tdmi-s risc microcontroller that performs real-time monitoring, configures peripherals, and manages communications. the arm microcontroller executes its program out of programmable flash memory as well as on-chip ram and rom. in addition to the fdpp, specific power management peripherals have been added to enable high efficiency across the entire operating range, high integration for increased power density, reliability, and lowest overall system cost and high flexibility with support for the widest number of control schemes and topologies. such peripherals include: light load burst mode, synchronous rectification, llc and phase- shifted full bridge mode switching, input voltage feed forward, copper trace current sense, ideal diode emulation, constant current constant power control, synchronous rectification soft on and off, peak current mode control, flux balancing, secondary side input voltage sensing, high-resolution current sharing, hardware-configurable soft start with pre bias, as well as several other features. topology support has been optimized for voltage mode and peak current mode controlled phase-shifted full bridge, single and dual phase pfc, bridgeless pfc, hard-switched full bridge and half bridge, and llc half bridge and full bridge. device information (1) part number package body size UCD3138 vqfn (64) 9.00 mm 9.00 mm vqfn (40) 6.00 mm 6.00 mm wqfn (40) 6.00 mm 6.00 mm vqfn (40) (2) 6.00 mm 6.00 mm
3 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 device overview copyright ? 2012 ? 2016, texas instruments incorporated 1.4 functional block diagram figure 1-1 shows a functional block diagram of the device. figure 1-1. functional block diagram note front-end 2 recommended for peak current mode control front end 2 analog comparators power and 1.8 v voltage regulator ad07 ad06 ad04 v33dio /reset sci_rx0 sci_tx0 pmbus_clk pmbus_data agnd v33d bp18 fault3 fault2 tcaptms tditdo tck ext_int fault1 fault0 p w m 1 p w m 0 s c i _ r x 1 s c i _ t x 1 p m b u s _ c t r l p m b u s _ a l e r t s y n c d g n d d p w m 3 b d p w m 3 a d p w m 2 b d p w m 2 a d p w m 1 b d p w m 1 a d p w m 0 b d p w m 0 a e a p 0 e a n 0 e a p 1 e a n 1 v 3 3 a a d 0 0 a d 0 1 a d 0 2 a d 1 3 pid based filter 0 dpwm0 dpwm1 dpwm2 dpwm3 pid based filter 1 pid based filter 2 a d c _ e x t _ t r i g adc12 adc12 control sequencing, averaging, digital compare, dual sample and hold a d [ 1 3 : 0 ] a b c d e f g current share analog, average, master/slave ad03 a d 0 2 a d 1 3 agnd pmbus timers 4 C 16 bit (pwm) 1 C 24 bit uart0 uart1 gpio control jtag loop mux arm7tdmi-s 32 bit, 31.25 mhz memory pflash 32 kb dflash 2 kb ram 4 kb rom 4 kb power on reset brown out detection oscillator internal temperature sensor advanced power control mode switching, burst mode, ide, synchronous rectification soft on & off front end 1 constant power constant current input voltage feed forward front end averaging digital comparators fault mux & control cycle by cycle current limit digital comparators dac0 eadc x afe value dither cpcc filter x ramp sar/prebias abs() avg() 2 afe 2 3-afe peak current modecontrol comparator a 0 e a p 2 e a n 2 front end 0
4 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 table of contents copyright ? 2012 ? 2016, texas instruments incorporated table of contents 1 device overview ......................................... 1 1.1 features .............................................. 1 1.2 applications ........................................... 2 1.3 description ............................................ 2 1.4 functional block diagram ............................ 3 2 revision history ......................................... 5 3 device comparison table .............................. 7 3.1 product family comparison .......................... 7 3.2 product selection matrix ............................. 7 4 pin configuration and functions ..................... 8 4.1 UCD3138rgc 64 qfn pin attributes .............. 10 4.2 UCD3138rha, UCD3138rmh and UCD3138rja pin attributes ........................................ 12 5 specifications ........................................... 13 5.1 absolute maximum ratings ......................... 13 5.2 esd ratings ........................................ 13 5.3 recommended operating conditions ............... 13 5.4 thermal information ................................. 13 5.5 electrical characteristics ............................ 14 5.6 timing and switching characteristics ............... 16 5.7 power supply sequencing .......................... 18 5.8 peripherals .......................................... 18 5.9 typical temperature characteristics ................ 24 6 detailed description ................................... 25 6.1 overview ............................................ 25 6.2 arm processor ..................................... 25 6.3 memory .............................................. 25 6.4 system module ...................................... 27 6.5 feature description ................................. 29 6.6 device functional modes ........................... 48 7 application and implementation .................... 55 7.1 application information .............................. 55 7.2 typical application .................................. 56 8 power supply recommendations .................. 67 8.1 power supply decoupling and bulk capacitors .... 67 9 layout .................................................... 68 9.1 layout guidelines ................................... 68 10 device and documentation support ............... 69 10.1 device support ...................................... 69 10.2 documentation support ............................. 71 10.3 receiving notification of documentation updates .. 71 10.4 community resources .............................. 71 10.5 trademarks .......................................... 71 10.6 electrostatic discharge caution ..................... 71 10.7 glossary ............................................. 71 11 mechanical packaging and orderable information .............................................. 71 11.1 packaging information .............................. 71
5 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 revision history copyright ? 2012 ? 2016, texas instruments incorporated 2 revision history note: page numbers for previous revisions may differ from page numbers in the current version. changes from revision f (november 2013) to revision g page ? added device and documentation support section and esd ratings table. ................................................. 2 ? changed document flow to match UCD3138a. ................................................................................... 2 ? added rja package to features and the device information table. .......................................................... 2 ? added rja package. .............................................................................................................. 10 ? added the rja package to the thermal information table. ................................................................... 13 changes from revision e (august 2013) to revision f page ? changed top side marking info from " 3138 " to " 3138rmh " in the ordering information table. ..................... 13 changes from revision d (august 2013) to revision e page ? added UCD3138rmh to feature bullet ........................................................................................... 1 ? added rmh package pinout drawing .............................................................................................. 9 ? added rmh package thermal specifications .................................................................................... 13 ? changed global i/o registers ordered list, item 5 text from " connecting pin/pins to high rail through internal pull up resistors. " to " configuring pin/pins as open drain or push-pull (normal) " ................................................ 45 changes from revision c (march 2013) to revision d page ? changed t opt spec to t j in abs max table with max temp of 150 c ....................................................... 13 ? added bp18 voltage vs temperature graphic .................................................................................. 24 changes from revision b (july 2012) to revision c page ? deleted " jtag debug port " feature bullet ........................................................................................ 1 ? deleted text string " jtag debug " from description section. .................................................................... 2 ? added note under functional block diagram ................................................................................... 3 ? deleted " jtag " option from product selection matrix. .......................................................................... 8 ? added text to pin 54 description .................................................................................................. 11 ? added text to pin 35 description .................................................................................................. 12 ? added bp18 spec to abs max ratings and recommended operating conditions tables ............................... 13 ? deleted v dd specification from system performance section of electrical characteristics ................................ 15 ? added footnote to table 5-1 ....................................................................................................... 16 ? added text string regarding front-end 2 in the front end section ............................................................ 19 ? deleted text string reference to " jtag port " in arm processor section ..................................................... 25 ? changed illustration in ic grounding and layout recommendations section .............................................. 68 ? changed text strings in ............................................................................................................ 69 ? added document to references list ............................................................................................... 71 changes from revision a (march 2012) to revision b page ? added feature bullets ................................................................................................................ 1 ? changed " dual edge modulation " to " triangular modulation " in features section .......................................... 1 ? changed " 265 ksps " to " 267 ksps " in features section ......................................................................... 1 ? clarified number of uarts in feature section ................................................................................... 1 ? changed " fdpp " to " ddp " throughout. ........................................................................................... 2 ? changed total gpio pin count for the UCD3138 40-pin device from " 17 " to " 18 " in the product selection matrix table. .................................................................................................................................... 8 ? changed " vreg " to " bp18 " in conditions statement for electrical characteristics ........................................ 14 ? changed eap ? ean error voltage digital resolution min values for afe = 3, afe = 2, afe = 1, afe = 0 from 0.95, 1.90, 3.72, and 7.3 respectively; to, 0.8, 1.7, 3.55, and 6.90 respectively. ........................................... 14
6 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 revision history copyright ? 2012 ? 2016, texas instruments incorporated ? changed conditions for v ol and v oh specifications in electrical characteristics ........................................... 15 ? added twd specification to electrical characteristics ......................................................................... 15 ? changed " pwm " to " dpwm " in .................................................................................................. 20 ? changed waveforms graphic for " phase shifted full bridge example " for clarification ................................... 30 ? added text to section ............................................................................................................... 31 ? changed typical conversion speed from " 268 ksps " to " 267 ksps " in the general purpose adc12 section. ........... 42 ? added package id information for the UCD3138rgc and UCD3138rha devices. ....................................... 44 ? added bullet " ad02 has a special esd protection mechanism that prevents the pin from pulling down the current-share bus if power is missing from the UCD3138 " to . ................................................................ 46 ? changed " pwma " and " pwmb " to " dpwma " and " dpwmb " in section 6.6.1 . ........................................... 50 ? added sub-bullet " the power pad of the driver ic should be tied to dgnd " and changed capacitor value from " 0.1 f " to " 4.7 f " in .............................................................................................................. 68 ? changed " mechanical data " section to " references " section ................................................................ 71 changes from original (march 2012) to revision a page ? added production data statement to footnote and removed " product preview " banner .................................... 1 ? deleted table: summary of key differences between UCD3138x and UCD3138 ........................................... 7
7 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 device comparison table copyright ? 2012 ? 2016, texas instruments incorporated 3 device comparison table 3.1 product family comparison feature UCD3138x 80 pins arm7tdmi-s core processor 31.25 mhz high resolution dpwm outputs (250-ps resolution) 8 number of high speed independent feedback loops (number of regulated output voltages) 3 12-bit, 267ksps, general purpose adc channels 15 digital comparators at adc outputs 4 flash memory (program) (UCD3138a64) 64 kb flash memory (program) (UCD3138128) 128 kb flash memory (data) 2 kb flash security ram 8 kb dpwm switching frequency up to 2 mhz programmable fault inputs 4 high speed analog comparators with cycle-by-cycle current limiting 7 uart (sci) 2 pmbus 1 i 2 c 1 spi 1 timers 4 (16 bit) and 2 (24 bit) timer pwm outputs 4 timer capture inputs 2 watchdog on-chip oscillator power-on reset and brown-out detector sync in and sync out functions total gpio (includes all pins with multiplexed functions such as, dpwm, fault inputs, sci, and so forth) 43 external interrupts 1 (1) this number represents an alternate pin out that is programmable via firmware. see the UCD3138 digital power peripherals programmer ? s manual for details. (2) to facilitate simple ovp and uvp connections both comparators b and c are connected to the ad03 pin. 3.2 product selection matrix feature UCD3138 64 pin (rgc) UCD3138 40 pin (rha/rmh/rja) arm7tdmi-s core processor 31.25 mhz 31.25 mhz high resolution dpwm outputs (250-ps resolution) 8 8 number of high speed independent feedback loops (number of regulated output voltages) 3 3 12-bit, 267ksps, general-purpose adc channels 14 7 digital comparators at adc outputs 4 4 flash memory (program) 32 kb 32 kb flash memory (data) 2 kb 2 kb flash security ram 4 kb 4 kb dpwm switching frequency up to 2 mhz up to 2 mhz programmable fault inputs 4 1 + 2 (1) high speed analog comparators with cycle-by-cycle current limiting 7 (2) 6 (2)
8 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 pin configuration and functions copyright ? 2012 ? 2016, texas instruments incorporated feature UCD3138 64 pin (rgc) UCD3138 40 pin (rha/rmh/rja) uart (sci) 2 1 (1) pmbus timers 4 (16 bit) and 1 (24 bit) 4 (16 bit) and 1 (24 bit) timer pwm outputs 2 1 timer capture inputs 1 1 (1) watchdog on chip oscillator power-on reset and brown-out reset package offering 64 pin qfn (9 mm 9 mm) 40 pin qfn (6 mm 6 mm) sync in and sync out functions total gpio (includes all pins with multiplexed functions such as, dpwm, fault inputs, sci, and so forth) 30 18 external interrupts 1 0 4 pin configuration and functions figure 4-1. UCD3138rgc 64 qfn pin attributes UCD3138rgc (64 qfn) 1 agnd 2 ad13 3 ad12 4 ad10 5 ad07 6 ad06 7 ad04 8 ad03 9 v33dio 10 /reset 11 adc_ext_trig/tcap/sync/pwm0 12 sci_rx0 13 sci_tx0 14 dgnd 15 pmbus_clk/sci_tx0 16 pmbus_data/sci_rx0 48 agnd 47 v33d 46 bp18 45 v33dio 44 dgnd 43 fault3 42 fault2 41 tcap 40 tms 39 tdi/sci_rx0/pmbus_ctrl/fault1 38 tdo/sci_tx0/pmbus_alert/fault0 37 tck/tcap/sync/pwm0 36 fault1 35 fault0 34 int_ext 33 dgnd 32 pwm1 31 pwm0 30 sci_rx1/pmbus_ctrl 29 sci_tx1/pmbus_alert 28 pmbus_ctrl 27 pmbus_alert 26 sync/tcap/adc_ext_trig/pwm0 25 dgnd 24 dpwm3b 23 dpwm3a 22 dpwm2b 21 dpwm2a 20 dpwm1b 19 dpwm1a 18 dpwm0b 17 dpwm0a 64 agnd 63 eap0 62 ean0 61 eap1 60 ean1 59 eap2 58 ean2 57 agnd 56 v33a 55 ad00 54 ad01 53 ad02 52 ad05 51 ad08 50 ad09 49 ad11
9 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 pin configuration and functions copyright ? 2012 ? 2016, texas instruments incorporated figure 4-2. UCD3138rha 40 qfn pin attributes note: the rmh package has thinner package height compared to the rha package. there are also four corner pins on the rmh package. these features help to improve solder-joint reliability. the corner anchor pins and thermal pad should be soldered for robust mechanical performance and should be tied to the appropriate ground signal. figure 4-3. UCD3138rmh 40 qfn with corner anchors pin attributes agnd ad13ad06 ad04 ad03 dgnd /reset adc_ext_trig/tcap/sync/pwm0 pmbus_clk/sci_tx0 pmbus_data/sci_rx0 agndbp18 dgnd v33dtms tdi/sci_rx0/pmbus_ctrl/fault1 tdo/sci_tx0/pmbus_alert/fault0 tck/tcap/sync/pwm0 fault2 agnd dpwm3b dpwm3a pmbus_ctrl pmbus_alert dpwm2b dpwm2a dpwm1b dpwm1a dpwm0b dpwm0a eap0 ean0 eap1 ean1 eap2 agnd v33a ad00 ad01 ad02 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 UCD3138rmh (40 qfn) 1 agnd 2 3 4 5 ad13 6 ad06 7 ad04 8 ad03 9 dgnd 10 /reset 11 adc_ext_trig/tcap/sync/pwm0 12 13 14 15 pmbus_clk/sci_tx0 16 pmbus_data/sci_rx0 agndbp18 dgnd v33d 40 39 tms 38 tdi/sci_rx0/pmbus_ctrl/fault1 37 tdo/sci_tx0/pmbus_alert/fault0 36 tck/tcap/sync/pwm0 35 34 33 fault2 32 31 agnd 30 29 28 27 26 dpwm3b 25 dpwm3a 24 pmbus_ctrl 23 pmbus_alert 22 dpwm2b 21 dpwm2a 20 dpwm1b 19 dpwm1a 18 dpwm0b 17 dpwm0a eap0 ean0 eap1 ean1 eap2 agnd v33a ad00 ad01 ad02 UCD3138rha (40 qfn)
10 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 pin configuration and functions copyright ? 2012 ? 2016, texas instruments incorporated note: the rja package has thicker package height compared to the rmh package. there are also four corner pins on the rja package. these features help to improve solder-joint reliability. the corner anchor pins and thermal pad should be soldered for robust mechanical performance and should be tied to the appropriate ground signal. figure 4-4. UCD3138rja 40 qfn with corner anchors pin attributes 4.1 UCD3138rgc 64 qfn pin attributes table 4-1. UCD3138rgc 64 qfn pin attributes pin no. name primary assignment alternate assignment configurable as a gpio? no. 1 no. 2 no. 3 1 agnd analog ground 2 ad13 12-bit adc, ch 13, comparator e, i-share dac output 3 ad12 12-bit adc, ch 12 4 ad10 12-bit adc, ch 10 5 ad07 12-bit adc, ch 7, connected to comparator f and reference to comparator g dac output 6 ad06 12-bit adc, ch 6, connected to comparator f dac output 7 ad04 12-bit adc, ch 4, connected to comparator d dac output 8 ad03 12-bit adc, ch 3, connected to comparator b and c 9 v33dio digital i/o 3.3v core supply 10 dgnd digital ground 11 reset device reset input, active low 12 adc_ext_trig adc conversion external trigger input tcap sync pwm0 yes 13 sci_rx0 sci rx 0 yes 14 sci_tx0 sci tx 0 yes 15 pmbus_clk pmbus clock (open drain) sci tx 0 yes 16 pmbus_data pmbus data (open drain) sci rx 0 yes 17 dpwm0a dpwm 0a output yes 18 dpwm0b dpwm 0b output yes 19 dpwm1a dpwm 1a output yes 20 dpwm1b dpwm 1b output yes agnd ad13ad06 ad04 ad03 dgnd /reset adc_ext_trig/tcap/sync/pwm0 pmbus_clk/sci_tx0 pmbus_data/sci_rx0 agndbp18 dgnd v33dtms tdi/sci_rx0/pmbus_ctrl/fault1 tdo/sci_tx0/pmbus_alert/fault0 tck/tcap/sync/pwm0 fault2 agnd dpwm3b dpwm3a pmbus_ctrl pmbus_alert dpwm2b dpwm2a dpwm1b dpwm1a dpwm0b dpwm0a eap0 ean0 eap1 ean1 eap2 agnd v33a ad00 ad01 ad02 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 UCD3138rja (40 qfn)
11 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 pin configuration and functions copyright ? 2012 ? 2016, texas instruments incorporated table 4-1. UCD3138rgc 64 qfn pin attributes (continued) pin no. name primary assignment alternate assignment configurable as a gpio? no. 1 no. 2 no. 3 21 dpwm2a dpwm 2a output yes 22 dpwm2b dpwm 2b output yes 23 dpwm3a dpwm 3a output yes 24 dpwm3b dpwm 3b output yes 25 dgnd digital ground 26 sync dpwm synchronize pin tcap adc_ext_tri g pwm0 yes 27 pmbus_alert pmbus alert (open drain) yes 28 pmbus_ctrl pmbus control (open drain) yes 29 sci_tx1 sci tx 1 pmbus_aler t yes 30 sci_rx1 sci rx 1 pmbus_ctrl yes 31 pwm0 general purpose pwm 0 yes 32 pwm1 general purpose pwm 1 yes 33 dgnd digital ground 34 int_ext external interrupt yes 35 fault0 external fault input 0 yes 36 fault1 external fault input 1 yes 37 tck jtag tck (for manufacturer test only) tcap sync pwm0 yes 38 tdo jtag tdo (for manufacturer test only) sci_tx0 pmbus_aler t fault0 yes 39 tdi jtag tdi (for manufacturer test only) sci_rx0 pmbus_ctrl fault1 yes 40 tms jtag tms (for manufacturer test only) yes 41 tcap timer capture input yes 42 fault2 external fault input 2 yes 43 fault3 external fault input 3 yes 44 dgnd digital ground 45 v33dio digital i/o 3.3v core supply 46 bp18 1.8v bypass 47 v33d digital 3.3v core supply 48 agnd substrate analog ground 49 agnd analog ground 50 eap0 channel 0, differential analog voltage, positive input 51 ean0 channel 0, differential analog voltage, negative input 52 eap1 channel 1, differential analog voltage, positive input 53 ean1 channel 1, differential analog voltage, negative input 54 eap2 channel 2, differential analog voltage, positive input (recommended for peak currrent mode control) 55 ean2 channel #2, differential analog voltage, negative input 56 agnd analog ground 57 v33a analog 3.3-v supply 58 ad00 12-bit adc, ch 0, connected to current source 59 ad01 12-bit adc, ch 1, connected to current source 60 ad02 12-bit adc, ch 2, connected to comparator a, i-share 61 ad05 12-bit adc, ch 5 62 ad08 12-bit adc, ch 8 63 ad09 12-bit adc, ch 9 64 ad11 12-bit adc, ch 11
12 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 pin configuration and functions copyright ? 2012 ? 2016, texas instruments incorporated 4.2 UCD3138rha, UCD3138rmh and UCD3138rja pin attributes table 4-2. UCD3138rha, UCD3138rmh and UCD3138rja pin attributes pin no. name primary assignment alternate assignment configurable as a gpio? no. 1 no. 2 no. 3 1 agnd analog ground 2 ad13 12-bit adc, ch 13, connected to comparator e, i-share 3 ad06 12-bit adc, ch 6, connected to comparator f 4 ad04 12-bit adc, ch 4, connected to comparator d 5 ad03 12-bit adc, ch 3, connected to comparator b and c 6 dgnd digital ground 7 reset device reset input, active low 8 adc_ext_trig adc conversion external trigger input tcap sync pwm0 yes 9 pmbus_clk pmbus clock (open drain) sci_tx0 yes 10 pmbus_data pmbus data (open drain) sci_rx0 yes 11 dpwm0a dpwm 0a output yes 12 dpwm0b dpwm 0b output yes 13 dpwm1a dpwm 1a output yes 14 dpwm1b dpwm 1b output yes 15 dpwm2a dpwm 2a output yes 16 dpwm2b dpwm 2b output yes 17 dwpm3a dpwm 3a output yes 18 dpwm3b dpwm 3b output yes 19 pmbus_alert pmbus alert (open drain) yes 20 pmbus_ctrl pmbus control (open drain) yes 21 tck jtag tck (for manufacturer test only) tcap sync pwm0 yes 22 tdo jtag tdo (for manufacturer test only) sci_tx0 pmbus_alert fault0 yes 23 tdi jtag tdi (for manufacturer test only) sci_rx0 pmbus_ctrl fault1 yes 24 tms jtag tms (for manufacturer test only) yes 25 fault2 external fault input 2 yes 26 dgnd digital ground 27 v33d digital 3.3v core supply 28 bp18 1.8v bypass 29 agnd substrate analog ground 30 agnd analog ground 31 eap0 channel 0, differential analog voltage, positive input 32 ean0 channel 0, differential analog voltage, negative input 33 eap1 channel 1, differential analog voltage, positive input 34 ean1 channel 1, differential analog voltage, negative input 35 eap2 channel 2, differential analog voltage, positive input (recommended for peak currrent mode control) 36 agnd analog ground 37 v33a analog 3.3-v supply 38 ad00 12-bit adc, ch 0, connected to current source 39 ad01 12-bit adc, ch 1, connected to current source 40 ad02 12-bit adc, ch 2, connected to comparator a, i-share corner na corner anchor pin (rmh and rja only) all four anchors should be soldered and tied to gnd
13 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated (1) stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) referenced to dgnd 5 specifications 5.1 absolute maximum ratings (1) over operating free-air temperature range (unless otherwise noted) min max unit v33d v33d to dgnd ? 0.3 3.8 v v33dio v33dio to dgnd ? 0.3 3.8 v v33a v33a to agnd ? 0.3 3.8 v bp18 bp18 to dgnd ? 0.3 2.5 v |dgnd ? agnd| ground difference 0.3 v all pins, excluding agnd (2) voltage applied to any pin ? 0.3 3.8 v t j junction temperature ? 40 150 c t stg storage temperature ? 55 150 c (1) jedec document jep155 states that 500-v hbm allows safe manufacturing with a standard esd control process. (2) jedec document jep157 states that 250-v cdm allows safe manufacturing with a standard esd control process. 5.2 esd ratings value unit v (esd) electrostatic discharge human-body model (hbm), per ansi/esda/jedec js-001 (1) 2000 v charged-device model (cdm), per jedec specification jesd22-c101 (2) 500 5.3 recommended operating conditions over operating free-air temperature range (unless otherwise noted) min nom max unit v33d digital power 3.0 3.3 3.6 v v33dio digital i/o power 3.0 3.3 3.6 v33a analog power 3.0 3.3 3.6 v t j junction temperature ? 40 125 c bp18 1.8-v digital power 1.6 1.8 2.0 v (1) for more information about traditional and new thermal metrics, see semiconductor and ic package thermal metrics application report. 5.4 thermal information thermal metric (1) UCD3138 UCD3138 UCD3138 UCD3138 unit 64 pin qfn (rgc) 40 pin qfn (rha) 40 pin qfn (rmh) 40 pin qfn (rja) r ja junction-to-ambient thermal resistance 25.1 31.8 31.0 30.1 c/w r jc(top) junction-to-case (top) thermal resistance 10.5 18.5 16.5 13.5 c/w r jb junction-to-board thermal resistance 4.6 6.8 6.3 4.9 c/w jt junction-to-top characterization parameter 0.2 0.2 0.2 0.2 c/w jb junction-to-board characterization parameter 4.6 6.7 6.3 4.8 c/w r jc(bot) junction-to-case (bottom) thermal resistance 1.2 1.8 1.1 0.7 c/w
14 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated (1) as designed and characterized. not 100% tested in production. 5.5 electrical characteristics v33a = v33d = v33dio = 3.3 v; 1 f from bp18 to dgnd, t j = ? 40 c to 125 c (unless otherwise noted) parameter test condition min typ max unit supply current i33a measured on v33a. the device is powered up but all adc12 and eadc sampling is disabled 6.3 ma i33dio all gpio and communication pins are open 0.35 ma i33d rom program execution 60 ma i33d flash programming in rom mode 70 ma i33 the device is in rom mode with all dpwms enabled and switching at 2 mhz. the dpwms are all unloaded. 100 ma error adc inputs eap, ean eap ? agnd ? 0.15 1.998 v eap ? ean ? 0.256 1.848 v typical error range afe = 0 ? 256 248 mv eap ? ean error voltage digital resolution afe = 3 0.8 1 1.20 mv afe = 2 1.7 2 2.30 mv afe = 1 3.55 4 4.45 mv afe = 0 6.90 8 9.10 mv r ea input impedance (see figure 5-4 ) agnd reference 0.5 m ? i offset input offset current (see figure 5-4 ) ? 5 5 a eadc offset input voltage = 0 v at afe = 0 ? 2 2 lsb input voltage = 0 v at afe = 1 ? 2.5 2.5 lsb input voltage = 0 v at afe = 2 ? 3 -3 lsb input voltage = 0 v at afe = 3 ? 4 4 lsb sample rate 16 mhz analog front end amplifier bandwidth 100 mhz a 0 gain see figure 5-5 1 v/v minimum output voltage 100 mv eadc dac dac range 0 1.6 v vref dac reference resolution 10 bit, no dithering enabled 1.56 mv vref dac reference resolution with 4 bit dithering enabled 97.6 v inl ? 3.0 3.0 lsb dnl does not include msb transition ? 2.1 1.6 lsb dnl at msb transition ? 1.4 lsb dac reference voltage 1.58 1.61 v settling time from 10% to 90% 250 ns adc12 i bias bias current for pmbus address pins 9.5 10.5 a measurement range for voltage monitoring 0 2.5 v internal adc reference voltage ? 40 c to 125 c 2.475 2.500 2.525 v change in internal adc reference from 25 c reference voltage (1) ? 40 c to 25 c ? 0.4 mv 25 c to 85 c ? 1.8 25 c to 125 c ? 4.2
15 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated electrical characteristics (continued) v33a = v33d = v33dio = 3.3 v; 1 f from bp18 to dgnd, t j = ? 40 c to 125 c (unless otherwise noted) parameter test condition min typ max unit (2) dpwm outputs are low after reset. other gpio pins are configured as inputs after reset. (3) on the 40-pin package v33dio is connected to v33d internally. (4) the maximum total current, iohmax and iolmax for all outputs combined, should not exceed 12 ma to hold the maximum voltage drop specified. maximum sink current per pin = ? 6 ma at v ol ; maximum source current per pin = 6 ma at v oh . (5) time from close of error adc sample window to time when digitally calculated control effort (duty cycle) is available. this delay, which has no variation associated with it, must be accounted for when calculating the system dynamic response. adc12 inl integral nonlinearity (1) adc_samplingsel = 6 for all adc12 data, 25 c to 125 c 2.5 lsb adc12 dnl differential nonlinearity (1) ? 0.7/+2.5 lsb adc zero scale error ? 7 7 mv adc full scale error ? 35 35 mv input bias 2.5 v applied to pin 400 na input leakage resistance (1) adc_samplingsel= 6 or 0 1 m ? input capacitance (1) 10 pf adc single sample conversion time (1) adc_samplingsel= 6 or 0 3.9 s digital inputs/outputs (2) (3) v ol low-level output voltage (4) i oh = 4 ma, v33dio = 3 v dgnd + 0.25 v v oh high-level output voltage (4) i oh = ? 4 ma, v33dio = 3 v v33dio ? 0.6 v v ih high-level input voltage v33dio = 3 v 2.1 v v il low-level input voltage v33dio = 3 v 1.1 v i oh output sinking current 4 ma i ol output sourcing current ? 4 ma system performance twd watchdog time out range total time is: twd (wdctrl.period + 1) 14.6 17 20.5 ms time to disable dpwm output based on active fault pin signal high level on fault pin 70 ns processor master clock (mclk) 31.25 mhz t delay digital compensator delay (5) (1 clock = 32 ns) 6 clocks t (reset) pulse width needed at reset (1) 10 s retention period of flash content (data retention and program) t j = 25 c 100 years program time to erase one page or block in data flash or program flash 20 ms program time to write one word in data flash or program flash 20 s f (pclk) internal oscillator frequency 240 250 260 mhz sync-in/sync-out pulse width sync pin 256 ns flash read 1 mclks flash write 20 s i share current share current source (see figure 6-16 ) 238 259 a r share current share resistor (see figure 6-16 ) 9.75 10.3 k power on reset and brown out (v33d pin, see figure 5-3 ) vgh voltage good high 2.7 v vgl voltage good low 2.5 v v res voltage at which ireset signal is valid 0.8 v t por time delay after power is good or reset* relinquished 1 ms
16 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated electrical characteristics (continued) v33a = v33d = v33dio = 3.3 v; 1 f from bp18 to dgnd, t j = ? 40 c to 125 c (unless otherwise noted) parameter test condition min typ max unit (6) characterized by design and not production tested. (7) ambient temperature offset value should be used from the tempsenctrl register to meet accuracy. (8) available from reference dacs for comparators d, e, f, and g. brownout internal signal warning of brownout conditions 2.9 v temperature sensor (6) v temp voltage range of sensor 1.46 2.44 v voltage resolution v/ c 5.9 mv/ o c temperature resolution c per bit 0.1034 o c/lsb accuracy (6) (7) ? 40 c to 125 c ? 10 5 10 o c temperature range ? 40 c to 125 c ? 40 125 o c i temp current draw of sensor when active 30 a t on turn on time / settling time of sensor 100 s v amb ambient temperature trimmed 25 c reading 1.85 v analog comparator dac reference dac range 0 2.5 v reference voltage 2.478 2.5 2.513 v bits 7 bits inl (6) ? 0.42 0.21 lsb dnl (6) 0.06 0.12 lsb offset ? 5.5 19.5 mv time to disable dpwm output based on 0 v to 2.5 v step input on the analog comparator. (1) 150 ns reference dac buffered output load (8) 0.5 1 ma buffer offset ( ? 0.5 ma) 4.6 8.3 mv buffer offset (1.0 ma) ? 0.05 17 mv (1) fast mode, 400 khz (2) the device times out when any clock low exceeds t (timeout) . 5.6 timing and switching characteristics the timing characteristics and timing diagram for the communications interface that supports i 2 c, smbus, and pmbus in slave or master mode are shown in table 5-1 , figure 5-1 , and figure 5-2 . the numbers in table 5-1 ar e for 400 khz operating frequency. however, the device supports all three speeds, standard (100 khz), fast (400 khz), and fast mode plus (1 mhz). table 5-1. pmbus/smbus/i 2 c timing parameter test conditions min typ max unit typical values at t a = 25 c and vcc = 3.3 v (unless otherwise noted) f smb smbus/pmbus operating frequency slave mode, smbc 50% duty cycle 100 1000 khz f i2c i 2 c operating frequency slave mode, scl 50% duty cycle 100 1000 khz t (buf) bus free time between start and stop (1) 1.3 s t (hd:sta) hold time after (repeated) start (1) 0.6 s t (su:sta) repeated start setup time (1) 0.6 s t (su:sto) stop setup time (1) 0.6 s t (hd:dat) data hold time receive mode 0 ns t (su:dat) data setup time 100 ns t (timeout) error signal/detect (2) 35 ms
17 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated table 5-1. pmbus/smbus/i 2 c timing (continued) parameter test conditions min typ max unit (3) t (high) , max, is the minimum bus idle time. smbc = smbd = 1 for t > 50 ms causes reset of any transaction that is in progress. this specification is valid when the nc_smb control bit remains in the default cleared state (clk[0] = 0). (4) t (low:sext) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (5) c b (pf) t (low) clock low period 1.3 s t (high) clock high period (3) 0.6 s t (low:sext) cumulative clock low slave extend time (4) 25 ms t f clock/data fall time rise time t r = (v ilmax ? 0.15) to (v ihmin + 0.15) 20 + 0.1 cb (5) 300 ns t r clock/data rise time fall time t f = 0.9 vdd to (v ilmax ? 0.15) 20 + 0.1 cb (5) 300 ns c b total capacitance of one bus line 400 pf figure 5-1. i 2 c/smbus/pmbus timing diagram figure 5-2. bus timing in extended mode 5.7 power supply sequencing
18 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated figure 5-3. power-on reset (por) and brown-out reset (bor) table 5-2. power-on reset (por) and brown-out reset (bor) term definitions term definition vgh this is the v33d threshold where the internal power is declared good. the UCD3138 comes out of reset when above this threshold. vgl this is the v33d threshold where the internal power is declared bad. the device goes into reset when below this threshold. v res this is the v33d threshold where the internal reset signal is no longer valid. below this threshold the device is in an indeterminate state. i reset this is the internal reset signal. when low, the device is held in reset. this is equivalent to holding the reset pin on the ic high. t por the time delay from when vgh is exceeded to when the device comes out of reset. brown out this is the v33d voltage threshold at which the device sets the brown out status bit. in addition an interrupt can be triggered if enabled. 5.8 peripherals 5.8.1 digital power peripherals (dpps) at the core of the UCD3138 controller are three ddps. each dpp can be configured to drive from one to eight dpwm outputs. each dpp consists of: ? differential input error adc (eadc) with sophisticated controls ? hardware accelerated digital 2-pole/2-zero pid based compensator ? digital pwm module with support for a variety of topologies these can be connected in many different combinations, with multiple filters and dpwms. they are capable of supporting functions like input voltage feed forward, current mode control, and constant current/constant power, and so forth. the simplest configuration is shown in the following figure: t por undefined v33d ireset 3.3 v t por vgh vgl vres tt brown out
19 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated 5.8.1.1 front end figure 5-4 shows the block diagram of the front end module. it consists of a differential amplifier, an adjustable gain error amplifier, a high speed flash analog to digital converter (eadc), digital averaging filters and a precision high resolution set point dac reference. the programmable gain amplifier in concert with the eadc and the adjustable digital gain on the eadc output work together to provide 9 bits of range with 6 bits of resolution on the eadc output. the output of the front end module is a 9-bit sign extended result with a gain of 1 lsb / mv. depending on the value of afe selected, the resolution of this output could be either 1, 2, 4 or 8 lsbs. in addition front end 0 has the ability to automatically select the afe value such that the minimum resolution is maintained that still allows the voltage to fit within the range of the measurement. the eadc control logic receives the sample request from the dpwm module for initiating an eadc conversion. eadc control circuitry captures the eadc-9-bit-code and strobes the digital compensator for processing of the representative error. the set point dac has 10 bits with an additional 4 bits of dithering resulting in an effective resolution of 14 bits. this dac can be driven from a variety of sources to facilitate things like soft start, nested loops, and so forth. some additional features include the ability to change the polarity of the error measurement and an absolute value mode which automatically adds the dac value to the error. it is possible to operate the controller in a peak current mode control configuration; front-end 2 is recommended for implementing peak current mode control. in this mode topologies like the phase shifted full bridge converter can be controlled to maintain transformer flux balance. the internal dac can be ramped at a synchronously controlled slew rate to achieve a programmable slope compensation. this eliminates the sub-harmonic oscillation as well as improves input voltage feed-forward performance. a0 is a unity gain buffer used to isolate the peak current mode comparator. the offset of this buffer is specified in section 5.5 . figure 5-4. input stage of eadc module i offset r ea eap ean agndagnd i offset r ea front end differential amplifier error adc (front end) filter digital pwm eap ean dpwma dpwmb
20 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated figure 5-5. front end module (front end 2 recommended for peak current mode control) 5.8.1.2 dpwm module the dpwm module represents one complete dpwm channel with 2 independent outputs, a and b. multiple dpwm modules within the UCD3138 system can be configured to support all key power topologies. dpwm modules can be used as independent dpwm outputs, each controlling one power supply output voltage rail. it can also be used as a synchronized dpwm ? with user selectable phase shift between the dpwm channels to control power supply outputs with multiphase or interleaved dpwm configurations. the output of the filter feeds the high resolution dpwm module. the dpwm module produces the pulse width modulated outputs for the power stage switches. the compensator calculates the necessary duty ratio as a 24-bit number in q23 fixed point format (23 bit integer with 1 sign bit). this represents a value within the range 0.0 to 1.0. this duty ratio value is used to generate the corresponding dpwm output on time. the resolution of the dpwm on time is 250 psec. each dpwm module can be synchronized to another module or to an external sync signal. an input sync signal causes a dpwm ramp timer to reset. the sync signal outputs ? from each of the four dpwm modules ? occur when the ramp timer crosses a programmed threshold. in this way the phase of the dpwm outputs for multiple power stages can be tightly controlled. the dpwm logic is probably the most complex of the digital peripherals. it takes the output of the compensator and converts it into the correct dpwm output for several power supply topologies. it provides for programmable dead times and cycle adjustments for current balancing between phases. it controls the triggering of the eadc. it can synchronize to other dpwms or to external sources. it can provide synchronization information to other dpwms or to external recipients. in addition, it interfaces to several fault handling circuits. some of the control for these fault handling circuits is in the dpwm registers. fault handling is covered in the fault mux section. each dpwm module supports the following features: ? dedicated 14 bit time-base with period and frequency control ? shadow period register for end of period updates. ? quad-event control registers (a and b, rising and falling) (events 1 to 4) ? used for on/off dpwm duty ratio updates. e a p 0 e a n 0 dac0 eadc 4 bit dithering gives 14 bits of effective resolution 97.65625 v/lsb effective resolution x 6 bit adc 8 mv/lsb signed 9 bit result (error) 1 mv /lsb afe_gain 10 bit dac 1.5625 mv/lsb value dither s cpcc filter x ramp sar/prebias absolute value calculation averaging 10 bit result 1.5625 mv/lsb 2 3-afe_gain peak current modecomparator peak currentdetected a 0 2 afe_gain
21 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated ? phase control relative to other dpwm modules ? sample trigger placement for output voltage sensing at any point during the dpwm cycle. ? support for two independent edge placement dpwm outputs (same frequency or period setting) ? dead-time between dpwm a and b outputs ? high resolution capabilities ? 250 ps ? pulse cycle adjustment of up to 8.192 s (32768 250 ps) ? active high/ active low output polarity selection ? provides events to trigger both cpu interrupts and start of adc12 conversions. 5.8.1.3 dpwm events each dpwm can control the following timing events: 1. sample trigger count ? this register defines where the error voltage is sampled by the eadc in relationship to the dpwm period. the programmed value set in the register should be one fourth of the value calculated based on the dpwm clock. as the dclk (dclk = 62.5 mhz max) controlling the circuitry runs at one fourth of the dpwm clock (pclk = 250 mhz max). when this sample trigger count is equal to the dpwm counter, it initiates a front end calculation by triggering the eadc, resulting in a cla calculation, and a dpwm update. oversampling can be set for 2, 4, or 8 times the sampling rate. 2. phase trigger count ? count offset for slaving another dpwm (multi-phase/interleaved operation). 3. period ? low resolution switching period count. (count of pclk cycles) 4. event 1 ? count offset for rising dpwm a event. (pclk cycles) 5. event 2 ? dpwm count for falling dpwm a event that sets the duty ratio. last 4 bits of the register are for high resolution control. upper 14 bits are the number of pclk cycle counts. 6. event 3 ? dpwm count for rising dpwm b event. last 4 bits of the register are for high resolution control. upper 14 bits are the number of pclk cycle counts. 7. event 4 ? dpwm count for falling dpwm b event. last 4 bits of the register are for high resolution control. upper 14 bits are the number of pclk cycle counts. 8. cycle adjust ? constant offset for event 2 and event 4 adjustments. basic comparisons between the programmed registers and the dpwm counter can create the desired edge placements in the dpwm. high resolution edge capability is available on events 2, 3, and 4. figure 5-6 is for multi-mode, open loop. open loop means that the dpwm is controlled entirely by its own registers, not by the filter output. in other words, the power supply control loop is not closed. the sample trigger signals are used to trigger the front end to sample input signals. the blanking signals are used to blank fault measurements during noisy events, such as fet turn on and turn off. additional dpwm modes are described below.
22 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated figure 5-6. multi mode open loop 5.8.1.4 high resolution dpwm unlike conventional pwm controllers where the frequency of the clock dictates the maximum resolution of pwm edges, the UCD3138 dpwm can generate waveforms with resolutions as small as 250 ps. this is 16 the resolution of the clock driving the dpwm module. start of period period counter start of period period sample trigger 1 dpwm output a cycle adjust a (high resolution) event 2 (high resolution) event 1 event 3 (high resolution) cycle adjust b (high resolution) event 4 (high resolution) dpwm output b blanking a begin blanking a end blanking b begin blanking b end phase trigger sample trigger 2 to other modules to other modules multi mode open loop events which change with dpwm mode: dpwm a rising edge = event 1 dpwm a falling edge = event 2 + cycle adjust a dpwm b rising edge = event 3 dpwm b falling edge = event 4 + cycle adjust b phase trigger = phase trigger register value events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin , blanking a end , blanking b begin, blanking b end
23 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated this is achieved by providing the dpwm mechanism with 16 phase shifted clock signals of 250 mhz each. the high resolution section of dpwm can be enabled or disabled, also the resolution can be defined in several steps between 4ns to 250ps. this is done by setting the values of pwm_hr_multi_out_en, hires_scale, and all_phase_clk_ena inside the dpwm control register 1. see the power peripherals programmer ? s manual for details. 5.8.1.5 oversampling the dpwm module has the capability to trigger an oversampling event by initiating the eadc to sample the error voltage. the default 00 configuration has the dpwm trigger the eadc once based on the sample trigger register value. the over sampling register has the ability to trigger the sampling 2, 4 or 8 times per pwm period. thus the time the over sample happens is at the divide by 2, 4, or 8 time set in the sampling register. the 01 setting triggers 2x oversampling, the 10 setting triggers 4x over sampling, and the 11 triggers oversampling at 8x. 5.8.1.6 dpwm interrupt generation the dpwm has the capability to generate a cpu interrupt based on the pwm frequency programmed in the period register. the interrupt can be scaled by a divider ratio of up to 255 for developing a slower interrupt service execution loop. this interrupt can be fed to the adc circuitry for providing an adc12 trigger for sequence synchronization. table 5-3 outlines the divide ratios that can be programmed. 5.8.1.7 dpwm interrupt scaling/range table 5-3. dpwm interrupt divide ratio interrupt divide setting interrupt divide count interrupt divide count (hex) switching period frames (assume 1-mhz loop) number of 32-mhz processor cycles 1 0 00 1 32 2 1 01 2 64 3 3 03 4 128 4 7 07 8 256 5 15 0f 16 512 6 31 1f 32 1024 7 47 2f 48 1536 8 63 3f 64 2048 9 79 4f 80 2560 10 95 5f 96 3072 11 127 7f 128 4096 12 159 9f 160 5120 13 191 bf 192 6144 14 223 df 224 7168 15 255 ff 256 8192
24 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 specifications copyright ? 2012 ? 2016, texas instruments incorporated 5.9 typical temperature characteristics figure 5-7. eadc lsb size with 4x gain (mv) vs temperature figure 5-8. bp18 voltage vs temperature figure 5-9. adc12 measurement temperature sensor voltage vs temperature figure 5-10. adc12 2.5-v reference vs temperature figure 5-11. adc12 temperature sensor measurement error vs temperature figure 5-12. UCD3138 oscillator frequency (2-mhz reference, divided down from 250 mhz) vs temperature 1.71 1.73 1.75 1.77 1.79 1.81 -50 0 50 100 150 voltage (v) temperature ( ? c) minimum maximum typical c001 1.6 1.7 1.8 1.9 2 2.1 ?40 ?20 0 20 40 60 80 100 120 temperature (c) eadc lsb size (mv) g005a 1.92 1.96 2 2.04 2.08 ?40 ?20 0 20 40 60 80 100 120 temperature (c) 2-mhz reference g004b UCD3138 oscillator frequency ?4 ?2 0 2 4 6 8 ?40 ?20 0 20 40 60 80 100 120 temperature (c) adc12 error (lsb) g002b adc12 temperature sensor measurement error 2.475 2.480 2.485 2.490 2.495 2.500 2.505 2.510 2.515 ?40 ?20 0 20 40 60 80 100 120 temperature (c) adc12 reference g003b adc12 2.5-v reference 1.4 1.6 1.8 2.0 2.2 2.4 2.6 ?60 ?40 ?20 0 20 40 60 80 100 120 140 160 temperature (c) sensor voltage (v) g006b adc12 measurement temperature sensor voltage
25 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6 detailed description 6.1 overview the UCD3138 family is a digital power supply controller from texas instruments offering superior levels of integration and performance in a single chip solution. the UCD3138x, in comparison to texas instruments UCD3138 digital power controller offers 32 kb of program flash memory. the flexible nature of the UCD3138 family makes it suitable for a wide variety of power conversion applications. in addition, multiple peripherals inside the device have been specifically optimized to enhance the performance of ac/dc and isolated dc/dc applications and reduce the solution component count in the it and network infrastructure space. the UCD3138 family is a fully programmable solution offering customers complete control of their application, along with ample ability to differentiate their solution. at the same time, ti is committed to simplifying our customer ? s development effort through offering best in class development tools, including application firmware, code composer studiotm software development environment, and ti ? s fusion power development gui which enables customers to configure and monitor key system parameters. 6.2 arm processor the arm7tdmi-s processor is a synthesizable member of the arm family of general purpose 32-bit microprocessors. the arm architecture is based on risc (reduced instruction set computer) principles where two instruction sets are available. the 32-bit arm instruction set and the 16-bit thumb instruction set. the thumb instruction allows for higher code density equivalent to a 16-bit microprocessor, with the performance of the 32-bit microprocessor. the three-staged pipelined arm processor has fetch, decode and execute stage architecture. major blocks in the arm processor include a 32-bit alu, 32 x 8 multiplier, and a barrel shifter. 6.3 memory the UCD3138 (arm7tdmi-s) is a von-neumann architecture, where a single bus provides access to all of the memory modules. all of the memory module addresses are sequentially aligned along the same address range. this applies to program flash, data flash, rom and all other peripherals. within the UCD3138 architecture, there is a boot rom that contains the initial firmware startup routines for pmbus communication and non-volatile (flash) memory download. this boot rom is executed after power-up-reset checks if there is a valid flash program written. if a valid program is present, the rom code branches to the main flash-program execution. UCD3138 also supports customization of the boot program by allowing an alternative boot routine to be executed from program flash. this feature enables assignment of a unique address to each device; therefore, enabling firmware reprogramming even when several devices are connected on the same communication bus. two separate flash memory areas are present inside the device. the 32 kb program flash is organized as an 8 k x 32 bit memory block and is intended to be for the firmware program. the block is configured with page erase capability for erasing blocks as small as 1kb per page, or with a mass erase for erasing the entire program flash array. the flash endurance is specified at 1000 erase/write cycles and the data retention is good for 100 years. the 2 kb data flash array is organized as a 512 x 32 bit memory (32 byte page size). the data flash is intended for firmware data value storage and data logging. thus, the data flash is specified as a high endurance memory of 20 k cycles with embedded error correction code (ecc). for run time data storage and scratchpad memory, a 4 kb ram is available. the ram is organized as a 1 k x 32 bit array.
26 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.3.1 cpu memory map and interrupts when the device comes out of power-on-reset, the data memories are mapped to the processor as follows: table 6-1. memory map (after reset operation) address size module 0x0000_0000 ? 0x0000_ffff in 16 repeated blocks of 4k each 16 x 4k boot rom 0x0001_0000 ? 0x0001_7fff 32k program flash 0x0001_8800 ? 0x0001_8fff 2k data flash 0x0001_9000 ? 0x0001_9fff 4k data ram just before the boot rom program gives control to flash program, the rom configures the memory as follows: table 6-2. memory map (normal operation) address size module 0x0000_0000 ? 0x0000_7fff 32k program flash 0x0001_0000 ? 0x0001_afff 4k boot rom 0x0001_8800 ? 0x0001_8fff 2k data flash 0x0001_9000 ? 0x0001_9fff 4k data ram table 6-3. memory map (system and peripherals blocks) address size module 0x0002_0000 - 0x0002_00ff 256 loop mux 0x0003_0000 - 0x0003_00ff 256 fault mux 0x0004_0000 - 0x0004_00ff 256 adc 0x0005_0000 - 0x0005_00ff 256 dpwm 3 0x0006_0000 - 0x0006_00ff 256 filter 2 0x0007_0000 - 0x0007_00ff 256 dpwm 2 0x0008_0000 - 0x0008_00ff 256 front end/ramp i/f 2 0x0009_0000 - 0x0009_00ff 256 filter 1 0x000a_0000 - 0x000a_00ff 256 dpwm 1 0x000b_0000 ? 0x000b_00ff 256 front end/ramp i/f 1 0x000c_0000 - 0x000c_00ff 256 filter 0 0x000d_0000 - 0x000d_00ff 256 dpwm 0 0x000e_0000 - 0x000e_00ff 256 front end/ramp i/f 0 0xfff7_ec00 - 0xfff7_ecff 256 uart 0 0xfff7_ed00 - 0xfff7_edff 256 uart 1 0xfff7_f000 - 0xfff7_f0ff 256 miscellaneous analog control 0xfff7_f600 - 0xfff7_f6ff 256 pmbus interface 0xfff7_fa00 - 0xfff7_faff 256 gio 0xfff7_fd00 - 0xfff7_fdff 256 timer 0xffff_fd00 - 0xffff_fdff 256 mmc 0xffff_fe00 - 0xffff_feff 256 dec 0xffff_ff20 - 0xffff_ff37 23 cim 0xffff_ff40 - 0xffff_ff50 16 psa 0xffff_ffd0 - 0xffff_ffec 28 sys
27 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated the registers and bit definitions inside the system and peripheral blocks are detailed in the programmer ? s guide for each peripheral. 6.3.2 boot rom the UCD3138 incorporates a 4k boot rom. this boot rom includes support for: ? program download through the pmbus ? device initialization ? examining and modifying registers and memory ? verifying and executing program flash automatically ? jumping to a customer defined boot program the boot rom is entered automatically on device reset. it initializes the device and then performs checksums on the program flash. if the first 2 kb of program flash has a valid checksum, the program jumps to location 0 in the program flash. this permits the use of a customer boot program. if the first checksum fails, it performs a checksum on the complete 32 kb of program flash. if this is valid, it also jumps to location 0 in the program flash. this permits full automated program memory checking, when there is no need for a custom boot program. if neither checksum is valid, the boot rom stays in control, and accepts commands via the pmbus interface these functions can be used to read and write to all memory locations in the UCD3138. typically they are used to download a program to program flash, and to command its execution 6.3.3 customer boot program as described above, it is possible to generate a user boot program using 2 kb or more of the program flash. this can support things which the boot rom does not support, including: ? program download via uart ? useful especially for applications where the UCD3138 is isolated from the host (for example, pfc) ? encrypted download ? useful for code security in field updates. 6.3.4 flash management the UCD3138 offers a variety of features providing for easy prototyping and easy flash programming. at the same time, high levels of security are possible for production code, even with field updates. standard firmware will be provided for storing multiple copies of system parameters in data flash. this is minimizes the risk of losing information if programming is interrupted. 6.4 system module the system module contains the interface logic and configuration registers to control and configure all the memory, peripherals and interrupt mechanisms. the blocks inside the system module are the address decoder, memory management controller, system management unit, central interrupt unit, and clock control unit. 6.4.1 address decoder (dec) the address decoder generates the memory selects for the flash, rom and ram arrays. the memory map addresses are selectable through configurable register settings. these memory selects can be configured from 1 kb to 16 mb. power on reset uses the default addresses in the memory map for rom execution, which is then configured by the rom code to the application setup. during access to the dec registers, a wait state is asserted to the cpu. dec registers are only writable in the arm privilege mode for user mode protection.
28 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.4.2 memory management controller (mmc) the mmc manages the interface to the peripherals by controlling the interface bus for extending the read and write accesses to each peripheral. the unit generates eight peripheral select lines with 1 kb of address space decoding. 6.4.3 system management (sys) the sys unit contains the software access protection by configuring user privilege levels to memory or peripherals modules. it contains the ability to generate fault or reset conditions on decoding of illegal address or access conditions. a clock control setup for the processor clock (mclk) speed, is also available. 6.4.4 central interrupt module (cim) the cim accepts 32 interrupt requests for meeting firmware timing requirements. the arm processor supports two interrupt levels: fiq and irq. fiq is the highest priority interrupt. the cim provides hardware expansion of interrupts by use of fiq/irq vector registers for providing the offset index in a vector table. this numerical index value indicates the highest precedence channel with a pending interrupt and is used to locate the interrupt vector address from the interrupt vector table. interrupt channel 0 has the lowest precedence and interrupt channel 31 has the highest precedence. to remove the interrupt request, the firmware should clear the request as the first action in the interrupt service routine. the request channels are maskable, allowing individual channels to be selectively disabled or enabled. table 6-4. interrupt priority table name module component or register description priority brn_out_int brownout brownout interrupt 0 (lowest) ext_int external interrupts interrupt on external input pin 1 wdrst_int watchdog control interrupt from watchdog exceeded (reset) 2 wdwake_int watchdog control wakeup interrupt when watchdog equals half of set watch time 3 sci_err_int uart or sci control uart or sci error interrupt. frame, parity or overrun 4 sci_rx_0_int uart or sci control uart0 rx buffer has a byte 5 sci_tx_0_int uart or sci control uart0 tx buffer empty 6 sci_rx_1_int uart or sci control uart1 rx buffer has a byte 7 sci_tx_1_int uart or sci control uart1 tx buffer empty 8 pmbus_int pmbus related interrupt 9 dig_comp_int 12-bit adc control digital comparator interrupt 10 fe0_int front end 0 ? prebias complete ? , ? ramp delay complete ? , ? ramp complete ? , ? load step detected ? , ? over-voltage detected ? , ? eadc saturated ? 11 fe1_int front end 1 ? prebias complete ? , ? ramp delay complete ? , ? ramp complete ? , ? load step detected ? , ? over-voltage detected ? , ? eadc saturated ? 12 fe2_int front end 2 ? prebias complete ? , ? ramp delay complete ? , ? ramp complete ? , ? load step detected ? , ? over-voltage detected ? , ? eadc saturated ? 13 pwm3_int 16-bit timer pwm 3 16-bit timer pwm3 counter overflow or compare interrupt 14 pwm2_int 16-bit timer pwm 2 16-bit timer pwm2 counter overflow or compare interrupt 15 pwm1_int 16-bit timer pwm 1 16-bit timer pwm1 counter overflow or compare interrupt 16 pwm0_int 16-bit timer pwm 0 16-bit timer pwm1 counter overflow or compare interrupt 17 ovf24_int 24-bit timer control 24-bit timer counter overflow interrupt 18 capture_1_int 24-bit timer control 24-bit timer capture 1 interrupt 19 comp_1_int 24-bit timer control 24-bit timer compare 1 interrupt 20
29 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated table 6-4. interrupt priority table (continued) name module component or register description priority capture_0_int 24-bit timer control 24-bit timer capture 0 interrupt 21 comp_0_int 24-bit timer control 24-bit timer compare 0 interrupt 22 cpcc_int constant power constant current mode switched in cpcc module flag needs to be read for details 23 adc_conv_int 12-bit adc control adc end of conversion interrupt 24 fault_int fault mux interrupt analog comparator interrupts, overvoltage detection, undervoltage detection, llm load step detection 25 dpwm3 dpwm3 same as dpwm1 26 dpwm2 dpwm2 same as dpwm1 27 dpwm1 dpwm1 1) every (1 to 256) switching cycles 2) fault detection 3) mode switching 28 dpwm0 dpwm0 same as dpwm1 29 ext_fault_int external faults fault pin interrupt 30 sys_ssi_int system software system software interrupt 31 (highest) 6.5 feature description 6.5.1 sync fet ramp and ide calculation the UCD3138 has built in logic for controlling mosfets for synchronous rectification (sync fets). this comes in two forms: ? sync fet ramp ? ideal diode emulation (ide) calculation when starting up a power supply, sometimes there is already a voltage on the output ? this is called prebias. it is very difficult to calculate the ideal sync fet on-time for this case. if it is not calculated correctly, it may pull down the prebias voltage, causing the power supply to sink current. to avoid this, sync fets are not turned on until after the power supply has ramped up to the nominal voltage. the sync fets are turned on gradually in order to avoid an output voltage glitch. the sync fet ramp logic can be used to turn them on at a rate below the bandwidth of the filter. in discontinuous mode, the ideal on-time for the sync fets is a function of vin, vout, and the primary side duty cycle (d). the ide logic in the UCD3138 takes vin and vout data from the firmware and combines it with d data from the filter hardware. it uses this information to calculate the ideal on-time for the sync fets. 6.5.2 automatic mode switching automatic mode switching enables the dpwm module to switch between modes automatically, with no firmware intervention. this is useful to increase efficiency and power range. the following paragraphs describe phase-shifted full bridge and llc examples: 6.5.2.1 phase shifted full bridge example in phase shifted full bridge topologies, efficiency can be increased by using pulse width modulation, rather than phase shift, at light load. this is shown below:
30 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-1. phase shifted full bridge dpwm3b (qt1) dpwm2a (qt2) dpwm2b (qb2) vtrans dpwm0b (qsyn2,4) dpwm1b (qsyn1,3) ipri dpwm3a (qb1)
31 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-2. secondary-referenced phase-shifted full bridge control with synchronous rectification 6.5.2.2 llc example in llc, three modes are used. at the highest frequency, a pulse width modulated mode (multi mode) is used. as the frequency decreases, resonant mode is used. as the frequency gets still lower, the synchronous mosfet drive changes so that the on-time is fixed and does not increase. in addition, the llc control supports cycle-by-cycle current limiting. this protection function operates by a comparator monitoring the maximum current during the dpwma conduction time. any time this current exceeds the programmable comparator reference the pulse is immediately terminated. due to classic instability issues associated with half-bridge topologies it is also possible to force dpwmb to match the truncated pulse width of dpwma. here are the waveforms for the llc: q1b q1t qsr1 qsr2 fs< fr fr fs> fr fs= fr_max pwmmode llc mode tr= 1/fr tr= 1/fr i sec (t ) synfet primary qt1 qb1 lr isolated gate transformer synchronous gate drive prim current vout +12v t1 t1 oring ctl va vbus qt2 qb2 d1 d2 t2 l1 q5 rl c1 c2 r2 q6 q7 i_share vout iout i_pri temp vin va arm7 fault 0 ad01 ad02/cmp0 ad 03/cmp1/cmp2 ad04/cmp3 ad05/cmp4 ad00 ad06/cmp5 fault 1 fault 2 gpio2 gpio3 gpio1 ad07/cmp6 ad08 ad09 dpwm0bdpwm1b dpwm2a dpwm2b oring_crtl p_good dpwm3adpwm3b vout on/off failure acfail_out acfail_in i_pri iout eadc0 eadc1 cla0 cla1 eadc2 dpwm0 dpwm1 dpwm2 dpwm3 duty for mode switching vref load current pcm cbc < dpwm3a dpwm3b dpwm2a dpwm2b dpwm0b dpwm1b cpcc pmbus uart 1 uart0 primary osc wd rst memory fault current sensing i_pri
32 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-3. secondary-referenced half-bridge resonant llc control with synchronous rectification q1t cres cres lm lk q1b vbus vbus transformer cout1 qsr1 qsr2 lres dpwm0a dpwm0b dpwm1a dpwm1b driver driver driver driver rs rs1 rs2 cs rf2 cf rf1 rlres esr1 cout2 esr2 eap0 ean0 np nsns ad04 adc13 eap1 ad03 oring circuitry v out i lr (t) i lm (t) i sec (t) v cr (t) v out (t) rectifier and filter
33 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.5.2.3 mechanism for automatic mode switching the UCD3138 allows the customer to enable up to two distinct levels of automatic mode switching. these different modes are used to enhance light load operation, short circuit operation and soft start. many of the configuration parameters for the dpwm are in dpwm control register 1. for automatic mode switching, some of these parameters are duplicated in the auto config mid and auto config high registers. if automatic mode switching is enabled, the filter duty signal is used to select which of these three registers is used. there are 4 registers which are used to select the points at which the mode switching takes place. they are used as shown below. figure 6-4. automatic mode switching as shown, the registers are used in pairs for hysteresis. the transition from control register 1 to auto config mid only takes place when the filter duty goes above the low upper threshold. it does not go back to auto config mid until the low lower threshold is passed. this prevents oscillation between modes if the filter duty is close to a mode switching point. filter duty low C lower threshold high C lower threshold control register 1 auto config high auto config mid high C upper threshold low C upper threshold 0 full range automatic mode switching with hysteresis
34 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.5.3 dpwmc, edge generation, intramux the UCD3138 has hardware for generating complex waveforms beyond the simple dpwma and dpwmb waveforms already discussed ? dpwmc, the edge generation module, and the intramux. dpwmc is a signal inside the dpwm logic. it goes high at the blanking a begin time, and low at the blanking a end time. the edge gen module takes dpwma and dpwmb from its own dpwm module, and the next one, and uses them to generate edges for two outputs. for dpwm3, the dpwm0 is considered to be the next dpwm. each edge (rising and falling for dpwma and dpwmb) has 8 options which can cause it. the options are: 0 = dpwm(n) a rising edge 1 = dpwm(n) a falling edge 2 = dpwm(n) b rising edge 3 = dpwm(n) b falling edge 4 = dpwm(n+1) a rising edge 5 = dpwm(n+1) a falling edge 6 = dpwm(n+1) b rising edge 7 = dpwm(n+1) b falling edge where ? n" is the numerical index of the dpwm module of interest. for example n=1 refers to dpwm1. the edge gen is controlled by the dpwmedgegen register. it also has an enable/disable bit. the intramux is controlled by the auto config registers. intra mux is short for intra multiplexer. the intramux takes signals from multiple dpwms and from the edge gen and combines them logically to generate dpwma and dpwmb signals this is useful for topologies like phase-shifted full bridge, especially when they are controlled with automatic mode switching. of course, it can all be disabled, and dpwma and dpwmb will be driven as described in the sections above. if the intra mux is enabled, high resolution must be disabled, and dpwm edge resolution goes down to 4 ns. here is a drawing of the edge gen/intra mux: figure 6-5. edge gen/intra mux here is a list of the intramux modes for dpwma: 0 = dpwma(n) pass through (default) 1 = edge-gen output, dpwma(n) 2 = dpwnc(n) 3 = dpwmb(n) (crossover) a on select a off select b on select b off select egen a egen b edge gen pwm a pwm b b select a select intramux a/b/c (n) a/b/c (n+1) c (n+2) c (n+3) a(n) b(n) a(n+1) b(n+1)
35 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 4 = dpwma(n+1) 5 = dpwmb(n+1) 6 = dpwmc(n+1) 7 = dpwmc(n+2) 8 = dpwmc(n+3) and for dpwmb: 0 = dpwmb(n) pass through (default) 1 = edge-gen output, dpwmb(n) 2 = dpwnc(n) 3 = dpwma(n) (crossover) 4 = dpwma(n+1) 5 = dpwmb(n+1) 6 = dpwmc(n+1) 7 = dpwmc(n+2) 8 = dpwmc(n+3) the dpwm number wraps around just like the edge gen unit. for dpwm3 the following definitions apply: dpwm(n) dpwm3 dpwm(n+1) dpwm0 dpwm(n+2) dpwm1 dpwm(n+3) dpwm2 6.5.4 filter the UCD3138 filter is a pid filter with many enhancements for power supply control. some of its features include: ? traditional pid architecture ? programmable non-linear limits for automated modification of filter coefficients based on received eadc error ? multiple coefficient sets fully configurable by firmware ? full 24-bit precision throughout filter calculations ? programmable clamps on integrator branch and filter output ? ability to load values into internal filter registers while system is running ? ability to stall calculations on any of the individual filter branches ? ability to turn off calculations on any of the individual filter branches ? duty cycle, resonant period, or phase shift generation based on filter output. ? flux balancing ? voltage feed forward
36 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated here is the first section of the filter : figure 6-6. first section of the filter the filter input, xn, generally comes from a front end. then there are three branches, p, i. and d. note that the d branch also has a pole, kd alpha. clamps are provided both on the i branch and on the d alpha pole. the filter also supports a nonlinear mode, where up to 7 different sets of coefficients can be selected depending on the magnitude of the error input xn. this can be used to increase the filter gain for higher errors to improve transient response. here is the output section of the filter (s0.23 means that there is 1 sign bit, 0 integer bits and 23 fractional bits): figure 6-7. output section of the filter p 26 i d 24 all are s0.23 + 24 24 saturate yn s2.23 s0.23 24 shifter s0.23 24 yn scale clamp s0.23 24 filter yn clamp high filter yn clamp low filter yn x 24 2424 kp coef xn-1 reg xn 16 24 <> 9 9 16 24 24 24 24 24 24 clamp kd yn_reg kd alpha 9 16 9 24 24 24 24 p i d limit comparator pid filter branch stages ki high eadc_data 9 9 9 9 24 32 ki coef kd coef limit 5 9 9 limit 6 .. limit 0 coefficient select ki low optional selected by ki_adder_ mode clamp x x x + - + + ki_yn reg round x x n n-1 C
37 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated this section combines the p, i, and d sections, and provides for saturation, scaling, and clamping. there is a final section for the filter, which permits its output to be matched to the dpwm: figure 6-8. final section for the filter this permits the filter output to be multiplied by a variety of correction factors to match the dpwm period, to provide for voltage feed forward, or for other purposes. after this, there is another clamp. for resonant mode, the filter can be used to generate both period and duty cycle. figure 6-9. resonant mode 6.5.4.1 loop multiplexer the loop mux controls interconnections between the filters, front ends, and dpwms. any filter, front end, and dpwm can be combined with each other in many configurations. it also controls the following connections: ? dpwm to front end ? front end dac control from filters or constant current/constant power module ? filter special coefficients and feed forward ? dpwm synchronization ? filter to dpwm the following control modules are configured in the loop mux: ? constant power/constant current 14 bits [17:4] filter period 24 14 38 18 kcompx dpwmx period filter yn s0.23 14.0 14.0 14.0 s14.23 round to 18 bits, clamp to positive truncate low 4 bits x 14.0 period_mult_sel 14.4 18 24 14 38 18 kcompx dpwmx period loop_vff filter yn (duty %) filter duty s0.23 14.0 14.0 14.0 14.0 s14.23 resonant duty 14.0 round to 18 bits, clamp to positive clamp filter output clamp high filter output clamp low x 14.4 14.4 output_mult_sel
38 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated ? cycle adjustment (current and flux balancing) ? global period ? light load (burst mode) ? analog peak current mode 6.5.4.2 fault multiplexer in order to allow a flexible way of mapping several fault triggering sources to all the dpwms channels, the UCD3138 provides an extensive array of multiplexers that are united under the name fault mux module. the fault mux module supports the following types of mapping between all the sources of fault and all different fault response mechanism inside each dpwm module. ? many fault sources mapped to a single fault response mechanism. for instance an analog comparator in charge of over voltage protection, a digital comparator in charge of over current protection and an external digital fault pin can be all mapped to a fault-a signal connected to a single fault module and shut down dpwm1-a. ? a single fault source can be mapped to many fault response mechanisms inside many dpwm modules. for instance an analog comparator in charge of over current protection can be mapped to dpwm-0 through dpwm-3 by way of several fault modules. ? many fault sources can be mapped to many fault modules inside many dpwm modules.
39 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated the fault mux module provides a multitude of fault protection functions within the UCD3138 high-speed loop (front end control, filter, dpwm and loop mux modules). the fault mux module allows highly configurable fault generation based on digital comparators, high-speed analog comparators and external fault pins. each of the fault inputs to the dpwm modules can be configured to one or any combination of the fault events provided in the fault mux module. each one of the dpwm engines has four fault modules. the modules are called cbc fault module, ab fault module, a fault module and b fault module. the internal circuitry in all the four fault modules is identical, and the difference between the modules is limited to the way the modules are attached to the dpwms. fault - cbc fault - ab fault -a dcomp C 4x ext gpioC 4x acomp C 7x fault -b fault module fault module fault module cycle by cycle ab flag ab flag a flag b flag fault mux all_fault_en dpwm _en dpwm cbc_fault_en cbc_pwm _ab_en fault module analog pcm bit 20 in dpwmctrl0 bit30 in dpwmfltctrl bit 31 in dpwmfltctrl bit 0 in dpwmctrl0 disable pwm a and b disable pwm a and b disable pwm a only disable pwm b only
40 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-10. fault module all fault modules provide immediate fault detection but only once per dpwm switching cycle. each one of the fault modules own a separate max_count and the fault flag will be set only if sequential cycle-by-cycle faults count exceeds max_count. once the fault flag is set dpwms need to be disabled by dpwm_en going low in order to clear the fault flags. note all four fault modules share the same dpwm_en control, all fault flags (output of fault modules) will be cleared simultaneously. all four fault modules share the same global fault_en as well. therefore a specific fault module cannot be enabled/ disabled separately. figure 6-11. cycle by cycle block unlike fault modules, only one cycle by cycle block is available in each dpwm module. the cycle by cycle block works in conjunction with cbc fault module and enables dpwm reaction to signals arriving from analog peak current mode (pcm) module. the fault mux module supports the following basic functions: ? 4 digital comparators with programmable thresholds and fault generation ? configuration for 7 high-speed analog comparators with programmable thresholds and fault generation ? external gpio detection control with programmable fault generation ? configurable dpwm fault generation for dpwm current limit fault, dpwm overvoltage detection fault, dpwm a external fault, dpwm b external fault and dpwm ide flag ? clock failure detection for high and low frequency oscillator blocks ? discontinuous conduction mode detection cycle by cycle clim fault - cbc fault module fault in fault flag max count fault en dpwm en
41 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-12. fault mux block diagram 6.5.5 communication ports 6.5.5.1 sci (uart) serial communication interface a maximum of two independent serial communication interface (sci) or universal asynchronous receiver/transmitter pre-scaler (uart) interfaces are included within the device for asynchronous start- stop serial data communication (see the pin out sections for details) each interface has a 24 bit for supporting programmable baud rates and has programmable data word and stop bit options. half or full duplex operation is configurable through register bits. a loop back feature can also be setup for firmware verification. both sci-tx and sci-rx pin sets can be used as gpio pins when the peripheral is not being used. 6.5.5.2 pmbus the pmbus interface supports independent master and slave modes controlled directly by firmware through a processor bus interface. individual control and status registers enable firmware to send or receive i2c, smbus or pmbus messages in any of the accepted protocols, in accordance with the i 2 c specification, smbus specification (version 2.0) and the pmbus power system management protocol specification. the pmbus interface is controlled through a processor bus interface, utilizing a 32-bit data bus and 6-bit address bus. the pmbus interface is connected to the expansion bus, which features 4 byte write enables, a peripheral select dedicated for the pmbus interface, separated 32-bit data buses for reading and writing of data and active-low write and output enable control signals. in addition, the pmbus interface connects directly to the i 2 c/smbus/pmbus clock, data, alert, and control signals. example: pmbus address decode via adc12 reading the user can allocate 2 pins of the 12-bit adc input channels, ad_00 and ad_01, for pmbus address decoding. at power-up the device applies i bias to each address detect pin and the voltage on that pin is captured by the internal 12-bit adc. where bin(v ad0x ) is the address bin for one of 12 address as shown in figure 6-13 . digital comparator 0 control digital comparator 1 control digital comparator 2 control digital comparator 3 control front end control 0 front end control 1 front end control 2 analog comparator 0 analog comparator 0 control analog comparator 1 analog comparator 1 control analog comparator 2 analog comparator 2 control analog comparator 3 analog comparator 3 control analog comparator 4 analog comparator 4 control analog comparator 5 analog comparator 5 control analog comparator 6 analog comparator 6 control external gpio detection fault[2:0] dpwm 0 dpwm 1 dpwm 2 dpwm 3 dpwm 0 fault control dpwm 1 fault control dpwm 2 fault control dpwm 3 fault control analog comparator automated ramp dcm detection hfo/lfo fail detect
42 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-13. pmbus address detection method 6.5.5.3 general purpose adc12 the adc12 is a 12 bit, high speed analog to digital converter, equipped with the following options: ? typical conversion speed of 267 ksps ? conversions can consist from 1 to 16 adc channel conversions in any desired sequence ? post conversion averaging capability, ranging from 4x, 8x, 16x or 32x samples ? configurable triggering for adc conversions from the following sources: firmware, dpwm rising edge, adc_ext_trig pin or analog comparator results ? interrupt capability to embedded processor at completion of adc conversion ? six digital comparators on the first 6 channels of the conversion sequence using either raw adc data or averaged adc data ? two 10 a current sources for excitation of pmbus addressing resistors ? dual sample and hold for accurate power measurement ? internal temperature sensor for temperature protection and monitoring the control module adc12 contol block diagram contains the control and conversion logic for auto- sequencing a series of conversions. the sequencing is fully configurable for any combination of 16 possible adc channels through an analog multiplexer embedded in the adc12 block. once converted, the selected channel value is stored in the result register associated with the sequence number. input channels can be sampled in any desired order or programmed to repeat conversions on the same channel multiple times during a conversion sequence. selected channel conversions are also stored in the result registers in order of conversion, where the result 0 register is the first conversion of a 16-channel sequence and result 15 register is the last conversion of a 16-channel sequence. the number of channels converted in a sequence can vary from 1 to 16. unlike eadc0 through eadc2, which are primarily designed for closing high speed compensation loops, the adc12 is not usually used for loop compensation purposes. the eadc converters have a substantially faster conversion rate, thus making them more attractive for closed loop control. the adc12 features make it best suited for monitoring and detection of currents, voltages, temperatures and faults. please see the typical characteristics plots for the temperature variation associated with this function. vdd i bias to adc mux on/off control ad00, ad01 pin resistor to set pmbus address
43 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-14. adc12 control block diagram 6.5.5.4 timers external to the digital power peripherals there are 3 different types of timers in UCD3138. they are the 24-bit timer, 16-bit timer and the watchdog timer 6.5.5.4.1 24-bit pwm timer there is one 24 bit counter pwm timer which runs off the interface clock and can further be divided down by an 8-bit pre-scalar to generate a slower pwm time period. the timer has two compare registers (data registers) for generating the pwm set/unset events. additionally, the timer has a shadow register (data buffer register) which can be used to store cpu updates of the compare events while still using the timer. the selected shadow register update mode happens after the compare event matches. the two capture pins tcmp0 and tcmp1 are inputs for recording a capture event. a capture event can be set either to rising, falling, or both edges of the capture pin. upon this event, the counter value is stored in the corresponding capture data register. the counter reset can be configured to happen on a counter roll over, a compare equal event, or by software controlled register. five interrupts from the pwm timer can be set, which are the counter rollover event (overflow), either capture event 0 or 1, or the two comparison match events. each interrupt can be disabled or enabled. upon an event comparison on only the second event, the tcmp pin can be configured to set, clear, toggle or have no action at the output. the value of pwm pin output can be read for status or simply configured as general purpose i/o for reading the value of the input at the pin. the first compare event can only be used as an interrupt. adc channels s/h 12-bit sar adc 12-bit sar adc adc12 block adc12 control adc channel adc averaging digital comparators dpwm modules adc12 registers analog comparators adc external trigger (from pin)
44 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.5.5.4.2 16-bit pwm timers there are four 16 bit counter pwm timers which run off the interface clock and can further be divided down by a 8-bit pre-scaler to generate slower pwm time periods. each timer has two compare registers (data registers) for generating the pwm set/unset events. additionally, each timer has a shadow register (data buffer register) which can be used to store cpu updates of compare events while still using the timer. the selected shadow register update mode happens after the compare event matches. the counter reset can be configured to happen on a counter roll over, a compare equal event, or by a software controlled register. interrupts from the pwm timer can be set due to the counter rollover event (overflow) or by the two comparison match events. each comparison match and the overflow interrupts can be disabled or enabled. upon an event comparison, the pwm pin can be configured to set, clear, toggle or have no action at the output. the value of pwm pin output can be read for status or simply configured as general purpose i/o for reading the value of the input at the pin. 6.5.5.4.3 watchdog timer a watchdog timer is provided on the device for ensuring proper firmware loop execution. the timer is clocked off of a separate low speed oscillator source. if the timer is allowed to expire, a reset condition is issued to the arm processor. the watchdog is reset by a simple cpu write bit to the watchdog key register by the firmware routine. on device power-up the watchdog is disabled. yet after it is enabled, the watchdog cannot be disabled by firmware. only a device reset can put this bit back to the default disabled state. a half timer flag is also provided for status monitoring of the watchdog. 6.5.6 miscellaneous analog the miscellaneous analog control (mac) registers are a catch-all of registers that control and monitor a wide variety of functions. these functions include device supervisory features such as brown-out and power saving configuration, general purpose input/output configuration and interfacing, internal temperature sensor control and current sharing control. the mac module also provides trim signals to the oscillator and afe blocks. these controls are usually used at the time of trimming at manufacturing; therefore this document will not cover these trim controls. the mac registers and peripherals are all available in the UCD3138 (64 pin version). other UCD3138 devices may have reduced resources. see the device pin out description for details. 6.5.7 package id information package id register includes information regarding the package type of the device and can be read by firmware for reporting through pmbus or for other package sensitive decisions. bit number 1:0 bit name pkg_id access r/w default 0 ? UCD3138rgc, 1 ? UCD3138rha 6.5.8 brownout brownout function is used to determine if the device supply voltage is lower than a threshold voltage, a condition that may be considered unsafe for proper operation of the device. the brownout threshold is higher than the reset threshold voltage; therefore, when the supply voltage is lower than brownout threshold, it still does not necessarily trigger a device reset.
45 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated the brownout interrupt flag can be polled or alternatively can trigger an interrupt to service such case by an interrupt service routine. please see the power on reset (por) / brown out reset (bor) section. 6.5.9 global i/o up to 30 pins in UCD3138 can be configured to serve as a general purpose input or output pin (gpio). this includes all digital input or output pins except for the reset pin. the pins that cannot be configured as gpio pins are the supply pins, ground pins, adc-12 analog input pins, eadc analog input pins and the reset pin. there are two ways to configure and use the digital pins as gpio pins: 1. through the centralized global i/o control registers. 2. through the distributed control registers in the specific peripheral that shares it pins with the standard gpio functionality. the global i/o registers offer full control of: 1. configuring each pin as a gpio. 2. setting each pin as input or output. 3. reading the pin ? s logic state, if it is configured as an input pin. 4. setting the logic state of the pin, if it is configured as an output pin. 5. configuring pin/pins as open drain or push-pull (normal) the global i/o registers include global i/o en register, global i/o oe register, global i/o open drain control register, global i/o value register and global i/o read register. the following is showing the format of global i/o en register (glbioen) as an example: bit number 29:0 bit name global_io_en access r/w default 00_0000_0000_0000_0000_0000_0000_0000 bits 29-0: global_io_en ? this register enables the global control of digital i/o pins 0 = control of io is done by the functional block assigned to the io (default) 1 = control of io is done by global io registers. bit pin_name pin number UCD3138-64 pin UCD3138-40 pin 29 fault[3] 43 na 28 adc_ext_trig 12, 26 8 27 tck 37 21 26 tdo 38 20 25 tms 40 24 24 tdi 39 23 23 sci_tx[1] 29 na 22 sci_tx[0] 14 22 21 sci_rx[1] 30 na 20 sci_rx[0] 13 23 19 tmr_cap 12, 26, 41 8, 21 18 tmr_pwm[1] 32 na 17 tmr_pwm[0] 12, 26, 31, 37 21 16 pmbus-clk 15 9 15 pmbus-data 16 10
46 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated bit pin_name pin number UCD3138-64 pin UCD3138-40 pin 14 control 30 20 13 alert 29 19 12 ext_int 26, 34 na 11 fault[2] 42 25 10 fault[1] 36 23 9 fault[0] 35, 39 22 8 sync 12, 26,37 8, 21 7 dpwm3b 24 18 6 dpwm3a 23 17 5 dpwm2b 22 16 4 dpwm2a 21 15 3 dpwm1b 20 14 2 dpwm1a 19 13 1 dpwm0b 18 12 0 dpwm0a 17 11 6.5.10 temperature sensor control temperature sensor control register provides internal temperature sensor enabling and trimming capabilities. the internal temperature sensor is disabled as default. figure 6-15. internal temp sensor temperature sensor is calibrated at room temperature (25 c) via a calibration register value. the temperature sensor is measured using adc12 (via ch14). the temperature is then calculated using a mathematical formula involving the calibration register (this effectively adds a delta to the adc measurement). the temperature sensor can be enabled or disabled. 6.5.11 i/o mux control in different packages of UCD3138 several i/o functions are multiplexed and routed toward a single physical pin. i/o mux control register may be used in order to choose a single specific functionality that is desired to be assigned to a physical device pin for your application. 6.5.12 current sharing control UCD3138 provides three separate modes of current sharing operation. ? analog bus current sharing temperature sensor ch14 adc 12 temp cal
47 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated ? pwm bus current sharing ? master/slave current sharing ? ad02 has a special esd protection mechanism that prevents the pin from pulling down the current- share bus if power is missing from the UCD3138 the simplified current sharing circuitry is shown in the drawing below: figure 6-16. simplified current sharing circuitry current sharing mode for test only, always keep 00 cs_mode en_sw1 en_sw2 dpwm off or slave mode (3-state) 00 00 (default) 0 0 0 pwm bus 00 01 1 0 active off or slave mode (3-state) 00 10 0 0 0 analog bus or master 00 11 0 1 0 the period and the duty of 8-bit pwm current source and the state of the sw1 and sw2 switches can be controlled through the current sharing control register (csctrl). 6.5.13 temperature reference the temperature reference register (tempref) provides the adc12 count when adc12 measures the internal temperature sensor (channel 14) during the factory trim and calibration. this information can be used by different periodic temperature compensation routines implemented in the firmware. but it should not be overwritten by firmware, otherwise this factory written value will be lost. ext cap ad02 400 digital r share 250 3.3 v i share adc12 and cmp esd esd 250 3. 2 k esd ad13 3.3v sw2 sw1 sw3 3.3 v adc12 and cmp
48 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.6 device functional modes the dpwm is a complex logic system which is highly configurable to support several different power supply topologies. the discussion below will focus primarily on waveforms, timing and register settings, rather than on logic design. the dpwm is centered on a period counter, which counts up from 0 to prd, and then is reset and starts over again. the dpwm logic causes transitions in many digital signals when the period counter hits the target value for that signal. 6.6.1 normal mode in normal mode, the filter output determines the pulse width on dpwm a. dpwm b fits into the rest of the switching period, with a dead time separating it from the dpwm a on-time. it is useful for buck topologies, among others. here is a drawing of the normal mode waveforms:
49 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated figure 6-17. normal mode closed loop cycle adjust a can be used to adjust pulse widths on individual phases of a multi-phase system. this can be used for functions like current balancing. the adaptive sample triggers can be used to sample in the middle of the on-time (for an average output), or at the end of the on-time (to minimize phase delay) the adaptive sample register provides an offset from the center of the on-time. this can compensate for external delays, such as mosfet and gate driver turn on times. start of period period counter start of period period dpwm output a cycle adjust a (high resolution) filter duty (high resolution) event 1 event 3 C event 2 (high res) event 4 (high res) dpwm output b blanking b begin blanking b end phase trigger sample trigger 2 to other modules normal mode closed loop events which change with dpwm mode: dpwm a rising edge = event 1 dpwm a falling edge = event 1 + filter duty + cycle adjust a adaptive sample trigger a = event 1 + filter duty + adaptive sample register or adaptive sample trigger b = event 1 + filter duty/2 + adaptive sample register dpwm b rising edge = event 1 + filter duty + cycle adjust a + (event 3 C event 2) dpwm b falling edge = event 4 phase trigger = phase trigger register value or filter duty events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin , blanking a end , blanking b begin, blanking b end filter controlled edge sample trigger 1 blanking a begin blanking a end to other modules adaptive sample trigger a adaptive sample trigger b
50 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated blanking a-begin and blanking a-end can be used to blank out noise from the mosfet turn on at the beginning of the period (dpwma rising edge). blanking b could be used at the turn off time of dpwmb. the other edges are dynamic, so blanking is more difficult. cycle adjust b has no effect in normal mode. 6.6.2 phase shifting in most modes, it is possible to synchronize multiple dpwm modules using the phase shift signal. the phase shift signal has two possible sources. it can come from the phase shift register. this provides a fixed value, which is useful for an interleaved pfc, for example. the phase shift value can also come from the filter output. in this case, the changes in the filter output causes changes in the phase relationship of two dpwm modules. this is useful for phase shifted full bridge topologies. the following figure shows the mechanism of phase shift: figure 6-18. phase shift phase shift phase trigger = phase trigger register value or filter duty dpwm0 start of period period counter dpwm0 start of period dpwm1 start of period period counter dpwm1 start of period
51 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.6.3 dpwm multiple output mode multi mode is used for systems where each phase has only one driver signal. it enables each dpwm peripheral to drive two phases with the same pulse width, but with a time offset between the phases, and with different cycle adjusts for each phase. here is a diagram for multi-mode: figure 6-19. multi mode closed loop event 2 and event 4 are not relevant in multi mode. adaptive sample trigger b start of period period counter start of period period adaptive sample trigger a dpwm output a cycle adjust a (high resolution) filter duty (high resolution) event 1 to other modules multi mode closed loop events which change with dpwm mode: dpwm a rising edge = event 1 dpwm a falling edge = event 1 + filter duty + cycle adjust a adaptive sample trigger a = event 1 + filter duty + adaptive sample register or adaptive sample trigger b = event 1 + filter duty/2 + adaptive sample register dpwm b rising edge = event 3 dpwm b falling edge = event 3 + filter duty + cycle adjust b phase trigger = phase trigger register value or filter duty events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin , blanking a end , blanking b begin, blanking b end filter controlled edge event 3 (high resolution) cycle adjust b (high resolution) filter duty (high resolution) dpwm output b blanking b begin blanking b end phase trigger sample trigger 2 to other modules sample trigger 1 blanking a begin blanking a end
52 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated dpwmb can cross over the period boundary safely, and still have the proper pulse width, so full 100% pulse width operation is possible. dpwma cannot cross over the period boundary. since the rising edge on dpwm b is also fixed, blanking b-begin and blanking b-end can be used for blanking this rising edge. and, of course, cycle adjust b is usable on dpwm b. 6.6.4 dpwm resonant mode this mode provides a symmetrical waveform where dpwma and dpwmb have the same pulse width. as the switching frequency changes, the dead times between the pulses remain the same. the equations for this mode are designed for a smooth transition from pwm mode to resonant mode, as described in section 6.5.2.2 . here is a diagram of this mode: figure 6-20. resonant symmetrical closed loop start of period period counter start of period filter period adaptive sample trigger a sample trigger 1 dpwm output a filter duty C average dead time event 1 event 3 - event 2 period register C event 4 dpwm output b blanking a begin blanking a end blanking b begin blanking b end phase trigger sample trigger 2 to other modules to other modules resonant symmetrical closed loop events which change with dpwm mode: dead time 1 = event 3 C event 2 dead time 2 = event 1 + period register C event 4) average dead time = (dead time 1 + dead time 2)/2 dpwm a rising edge = event 1 dpwm a falling edge = event 1 + filter duty C average dead time adaptive sample trigger a = event 1 + filter duty + adaptive sampl e register adaptive sample trigger b = event 1 + filter duty/2 + adaptive sam ple register dpwm b rising edge = event 1 + filter duty C average dead time + (even t 3 C event 2) dpwm b falling edge = filter period C (period register C event 4) phase trigger = phase trigger register value or filter duty events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin, blanking a end, blanking b begin, blanking b end filter controlled edge adaptive sample trigger b
53 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated the filter has two outputs, filter duty and filter period. in this case, the filter is configured so that the filter period is twice the filter duty. so if there were no dead times, each dpwm pin would be on for half of the period. for dead time handling, the average of the two dead times is subtracted from the filter duty for both dpwm pins. therefore, both pins will have the same on-time, and the dead times will be fixed regardless of the period. the only edge which is fixed relative to the start of the period is the rising edge of dpwm a. this is the only edge for which the blanking signals can be used easily. 6.6.5 triangular mode triangular mode provides a stable phase shift in interleaved pfc and similar topologies. in this case, the pwm pulse is centered in the middle of the period, rather than starting at one end or the other. in triangular mode, only dpwm-b is available. here is a diagram for triangular mode: figure 6-21. triangular mode closed loop all edges are dynamic in triangular mode, so fixed blanking is not that useful. the adaptive sample trigger is not needed. it is very easy to put a fixed sample trigger exactly in the center of the fet on-time, because the center of the on-time does not move in this mode. start of period period counter start of period period sample trigger 1 dpwm output a filter duty/2 (high resolution) period/2 dpwm output b blanking a begin blanking a end blanking b begin blanking b end phase trigger sample trigger 2 to other modules to other modules triangular mode closed loop events which change with dpwm mode: dpwm a rising edge = none dpwm a falling edge = none adaptive sample trigger = none dpwm b rising edge = period/2 - filter duty/2 + cycle adjust a dpwm b falling edge = period/2 + filter duty/2 + cycle adjust b phase trigger = phase trigger register value or filter duty events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin , blanking a end , blanking b begin, blanking b end filter controlled edge cycle adjust a (high resolution) cycle adjust b (high resolution)
54 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 detailed description copyright ? 2012 ? 2016, texas instruments incorporated 6.6.6 leading edge mode leading edge mode is very similar to normal mode, reversed in time. the dpwm a falling edge is fixed, and the rising edge moves to the left, or backwards in time, as the filter output increases. the dpwm b falling edge stays ahead of the dpwma rising edge by a fixed dead time. here is a diagram of the leading edge mode: figure 6-22. leading edge closed loop as in the normal mode, the two edges in the middle of the period are dynamic, so the fixed blanking intervals are mainly useful for the edges at the beginning and end of the period. start of period period counter start of period period adaptive sample trigger b sample trigger 1 dpwm output a cycle adjust a (high resolution) filter duty (high resolution) event 1 event 2 - event 3 (high resolution) event 4 (high resolution) dpwm output b blanking a begin blanking a end blanking b begin blanking b end phase trigger sample trigger 2 to other modules to other modules leading edge closed loop events which change with dpwm mode: dpwm a falling edge = event 1 dpwm a rising edge = event 1 - filter duty + cycle adjust a adaptive sample trigger a = event 1 - filter duty + adaptive sample register or adaptive sample trigger b = event 1 - filter duty/2 + adaptive sample register dpwm b rising edge = event 4 dpwm b falling edge = event 1 - filter duty + cycle adjust a -(event 2 C event 3) phase trigger = phase trigger register value or filter duty events always set by their registers, regardless of mode: sample trigger 1, sample trigger 2, blanking a begin , blanking a end , blanking b begin, blanking b end adaptive sample trigger a
55 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7 application and implementation note information in the following applications sections is not part of the ti component specification, and ti does not warrant its accuracy or completeness. ti ? s customers are responsible for determining suitability of components for their purposes. customers should validate and test their design implementation to confirm system functionality. 7.1 application information the UCD3138x has an extensive set of fully-programmable, high-performance peripherals that make it suitable for a wide range of power supply applications. in order to make the part easier to use, ti has prepared an extensive set of materials to demonstrate the features of the device for several key applications. in each case the following items are available: 1. full featured evm hardware that demonstrates classic power supply functionality. 2. an evm user guide that contains schematics, bill-of-materials, layout guidance and test data showcasing the performance and features of the device and the hardware. 3. a firmware programmers manual that provides a step-by-step walk through of the code. table 7-1. application information application evm description phase shifted full bridge this evm demonstrates a psfb dc-dc power converter with digital control using the UCD3138x device. control is implemented by using pcmc with slope compensation. this simplifies the hardware design by eliminating the need for a series blocking capacitors and providing the inherent input voltage feed-forward that comes from pcmc. the controller is located on a daughter card and requires firmware in order to operate. this firmware, along with the entire source code, is made available through ti. a free, custom function gui is available to help the user experiment with the different hardware and software enabled features. the evm accepts a dc input from 350 vdc to 400 vdc, and outputs a nominal 12 vdc with full load output power of 360 w, or full output current of 30 a. llc resonant converter this evm demonstrates an llc resonant half-bridge dc-dc power converter with digital control using the UCD3138x device. the controller is located on a daughter card and requires firmware in order to operate. this firmware, along with the entire source code, is made available through ti. a free, custom function gui is available to help the user experiment with the different hardware and software enabled features. the evm accepts a dc input from 350 vdc to 400 vdc, and outputs a nominal 12 vdc with full load output power of 340 w, or full output current of 29 a.
56 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7.2 typical application this section summarizes the psfb evm dc-dc power converter. figure 7-1. phase-shifted full-bridge qt1 qb1 lr isolated gate transformer synchronous gate drive prim current vout +12v t1 t1 oring ctl va vbus qt2 qb2 d1 d2 t2 l1 q5 rl c1 c2 r2 q6 q7 i_share vout iout i_pri temp vin va UCD3138 arm7 fault0 ad01 ad02/cmp0 ad03/cmp1/cmp2 ad04/cmp3 ad05/cmp4 ad00 ad06/cmp5 fault1 fault2 gpio2 gpio3 gpio1 ad07/cmp6 ad08 ad09 dpwm0b dpwm1b dpwm2a dpwm2b oring_crtl p_good dpwm3a dpwm3b vout on/off failure acfail_out acfail_in i_pri iout eadc0 eadc1 cla0 cla1 eadc2 dpwm0 dpwm1 dpwm2 dpwm3 duty for mode switching vref load current pcm cbc < dpwm3a dpwm3b dpwm2a dpwm2b dpwm0b dpwm1b cpcc pmbus uart1 uart0 primary osc wd rst memory fault current sensing i_pri
57 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7.2.1 design requirements table 7-2. input characteristics parameter conditions min typ max unit all specifications at vin=400v and 25 c ambient unless otherwise noted. v in input voltage range normal operating 350 385 420 v v inmax max input voltage continuous 420 v i in input current vin=350v, full load 1.15 a i stby input no load current output current is 0a 30 ma v on under voltage lockout v in decreasing (input voltage is detected on secondary side) 340 v v hys v in increasing 360 v (1) ripple and noise are measured with 10 f tantalum capacitor and 0.1 f ceramic capacitor across output. table 7-3. output characteristics parameter conditions min typ max unit all specifications at vin=400v and 25 c ambient unless otherwise noted. v o output voltage setpoint no load on outputs 12 v reg line line regulation all outputs; 360 v in 420; i o = i omax 0.5 % reg load load regulation all outputs; 0 i o i omax ; v in = 400 v 1 % v n ripple and noise (1) 5hz to 20 mhz 100 mvpp i o output current 0 30 a efficiency at phase-shift mode vo = 12 v, io = 15 a 93% efficiency at pwm zvs mode vo = 12 v, io = 15 a 93% efficiency at hard switching mode vo = 12 v, io = 15 a 90% v adj output adjust range 11.4 12.6 v v tr transient response overshoot/undershoot 50% load step at 1a s, min load at 2a 0.36 v t settling transient response settling time 100 s t start output rise time 10% to 90% of vout 50 ms overshoot at startup 2 % fs switching frequency over v in and i o ranges 150 khz i share current sharing accuracy 50% - full load 5 % loop phase margin 10% - full load 45 degree g loop gain margin 10% - full load 10 db 7.2.2 detailed design procedure 7.2.2.1 pcmc (peak current mode control) psfb (phase shifted full bridge) hardware configuration overview the hardware configuration of the UCD3138x pcmc psfb converter contains two critical elements that are highlighted in the subsequent sections. ? dpwm initialization - this section will highlight the key register settings and considerations necessary for the UCD3138x to generate the correct mosfet waveforms for this topology. this maintains the proper phase relationship between the mosfets and synchronous rectifiers as well as the proper set up required to function correctly with pcmc. ? pcmc initialization - this section will discuss the register settings and hardware considerations necessary to modulate the dpwm pins with pcmc and internal slope compensation.
58 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7.2.2.2 dpwm initialization for psfb the UCD3138x dpwm peripheral provides flexibility for a wide range of topologies. the psfb configuration utilizes the intra-mux and edge generation modules of the dpwm. for a diagram showing these modules, see the UCD3138x digital power peripherals manual. here is a schematic of the power stage of the psfb: figure 7-2. schematic ? psfb power stage qt1 qb1 lr isolated gate transformer synchronous gate drive prim current t1 t1 vbus qt2 qb2 d1 d2 t2 l1 q5 r2 q6 dpwm3a dpwm3b dpwm2a dpwm2b dpwm0b dpwm1b i_pri vout
59 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated here is an overview of the key psfb signals: figure 7-3. key psfb signals 7.2.2.3 dpwm synchronization dpwm1 is synchronized to dpwm0, dpwm2 is synchronized to dpwm1, and dpwm3 is synchronized to dpwm2, ? period out of phase using these commands: dpwm1regs.dpwmctrl0.bit.msync_slave_en = 1; //configured to slave dpwm2regs.dpwmctrl0.bit.msync_slave_en = 1; // configured to slave dpwm3regs.dpwmctrl0.bit.msync_slave_en = 1; // configured to slave dpwm0regs.dpwmphasetrig.all = pwm_slavesync; dpwm1regs.dpwmphasetrig.all = pwm_slavesync; dpwm2regs.dpwmphasetrig.all = pwm_slavesync; loopmuxregs.dpwmmux.bit.dpwm1_sync_sel = 0; loopmuxregs.dpwmmux.bit.dpwm2_sync_sel = 1; loopmuxregs.dpwmmux.bit.dpwm3_sync_sel = 2; // slave to dpwm-0 // slave to dpwm-1 // slave to dpwm-2 3 a C qb1 ( dpwm1c ) 3 b C qt1 ( dpwm2 c) 2 b C qb2 ( edgegen ) 2 a C qt 2 ( edgegen) 0 b C qsyn 2,4 1 b C qsyn 1 ,3 transformer voltage x1 x3 x2 y3 y1 y2 x1 , x2 , x 3 and y1 , y2 , y 3 are sets of moving edges all other edges are fixed . dpwm 2 af dpwm 2 bf dpwm3 af dpwm3 bf current peak level
60 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated if the event registers on the dpwms are the same, the two pairs of signals will be symmetrical. all code examples are taken from the psfb evm code, unless otherwise stated. 7.2.2.4 fixed signals to bridge the two top signals in the above drawing have fixed timing. the dpwm1cf and dpwm2cf signals are used for these pins. dpwmcxf refers to the signal coming out of the fault module of dpwmx, as shown in figure 7-4 . figure 7-4. fixed signals to bridge
61 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated these signals are actually routed to pins dpwm3a and 3b using the intra mux with these statements: dpwm3regs.dpwmctrl0.bit.pwm_a_intra_mux = 7; // send dpwm1c dpwm3regs.dpwmctrl0.bit.pwm_b_intra_mux = 8; // send dpwm2c since these signals are really being used as events in the timer, the #defines are called ev5 and ev6. here are the statements which initialize them: // setup waveform for dpwm-c (re-using blanking b regs) dpwm2regs.dpwmblkbbeg.all = pwm2_ev5 + (4 *16); dpwm2regs.dpwmblkbend.all = pwm2_ev6; figure 7-5. blank b timing information the statements for dpwm1 are the same. remember that dpwmc reuses the blank b registers for timing information. 7.2.2.5 dynamic signals to bridge dpwm0 and 1 are set at normal mode. pcmc triggering signal (fault) chops dpwm0a and 1a cycle by cycle. the corresponding dpwm0b and 1b are used for synchronous rectifier mosfet control. the same pcmc triggering signal is applied to dpwm2 and dpwm3. both of these are set to normal mode as well. dpwm2 and 3 are chopped and their edges are used to generate the next two dynamic signals to the bridge. they are generated using the edge generator module in dpwm2. the edge generator sources are dpwm2 and dpwm3. the edges used are: dpwm2a turned on by a rising edge on dpwm2bf dpwm2a turned off by a falling edge on dpwm3af dpwm2b turned on by a rising edge on dpwm3bf dpwm2b turned off by a falling edge on dpwm2af 3 a C qb1 ( dpwm1 c) 3 b C qt1 ( dpwm 2 c) controlled by dpwm1 blanking register blank b begin blank b end period start period end even 5 even 6 even 5 even 6 even 6 controlled by dpwm2 blanking register blank b begin blank b end
62 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated figure 7-6. dynamic signals to bridge the edge generator is configured with these statements: dpwm2regs.dpwmedgegen.bit.a_on_edge = 2; dpwm2regs.dpwmedgegen.bit.a_off_edge = 5; dpwm2regs.dpwmedgegen.bit.b_on_edge = 6; dpwm2regs.dpwmedgegen.bit.b_off_edge = 1; dpwm2regs.dpwmctrl0.bit.pwm_a_intra_mux = 1; // edgegen-a out the a output dpwm2regs.dpwmctrl0.bit.pwm_b_intra_mux = 1; // edgegen-b out the b output dpwm2regs.dpwmedgegen.bit.edge_en = 1; the edge_en bits are set for all 4 dpwms. this is done to ensure that all signals have the same timing delay through the dpwm. the finial 6 gate signals are shown in figure 7-7 . 2 b C qb2 ( edgegen ) 2 a C qt 2 ( edgegen ) 0 b C qsyn 2,4 1 b C qsyn 1,3 x3 x2 x1 , x2 , x 3 and y 1 , y2 , y 3 are sets of moving edges all other edges are fixed . dpwm 2 af dpwm 2 bf dpwm 3 af dpwm 3 bf current x1 peak level 3 a C qb1 ( dpwm 1 c) 3 b C qt1 ( dpwm 2 c) period start period end 1a 0a chopping point chopping point normal mode dead time determined by events y3 y2 y 1
63 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated figure 7-7. final 6 gate signals note how the falling edge of dpwm2af aligns with the x1 edge, and how the rising edge of dpwm2bf aligns with the x3 edge. the falling edges on dpwm2af and dpwm3af are caused by the peak detection logic. this is fed through the cycle by cycle logic. the cycle by cycle logic also has a special feature to control the rising edges of dpwm2bf (x1 and x3) and dpwm3bf (y1 and y3). it uses the value of event3 ? event2 to control the time between the edges. the same feature is used with dpwm0 and dpwm1 to control the x2 and y2 signals. using the other 2 dpwms permits these signals to have a different dead time. the same setup can be used for voltage mode control. in this case, the filter output sets the timing of the falling edge on dpwmxaf. all dpwms are configured in normal mode, with cbc enabled. if external slope compensation is used, dpwm1a and dpwm1b are used to reset the external compensator at the beginning of each half cycle. if no pcmc event occurs, the values of events 2 and 3 determine the locations of the edges, just as in open loop mode. 7.2.2.6 system initialization for pcm pcm (peak current mode) is a specialized configuration for the UCD3138x which involves several peripherals. this section describes how it works across the peripherals. 7.2.2.6.1 use of front ends and filters in psfb all three front ends are used in psfb. the same signals are used in the same places for both pcmc and voltage mode. the same hardware can be used for both control modes, with the mode determined by which firmware is loaded into the device. fe0 and fe1 are used with their associated filters, but filter 2 is not used at all. fe0 ? vout ? voltage loop fe1 ? iout ? current loop fe2 ? ipri ? pcm in pcmc mode, fe2 is used for pcmc, and the voltage loop is normally used to provide the start point for the compensation ramp. if the cpcc firmware detects a need for constant current mode, it switches to the current loop for the start point. 2 b C qb2 ( edgegen ) 2 a C qt 2 ( edgegen ) 0 b C qsyn 2,4 1 b C qsyn 1,3 x3 x2 current x1 peak level 3 a C qb1 ( dpwm 1 c) 3 b C qt1 ( dpwm 2 c) period start period end chopping point chopping point y3 y2 y 1
64 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7.2.2.6.2 peak current detection peak current detection involves all the major modules of the dpps, the front end, filter, loop mux, fault mux and the dpwms. a drawing of the major elements is shown in figure 7-8 . figure 7-8. peak current detection function all signals without arrows flow from left to right. the voltage loop is used to select a peak current level. this level is fed to the ramp module to generate a compensation ramp. the compensation ramp is compared to the primary current by the pcmc comparator in the front end. when the ramp value is greater than the primary current, the apcmc signal is sent to the dpwm, causing the events described in the previous sections. the dpwm frame start and output pin signals can be used to trigger the ramp module. in this case, unlike in the case of other ramp module functions, each dpwm frame triggers the start of the ramp. the ramp steps every 32 ns. the filter is configured normally, there is no real difference for pcmc. the pcm_filter_sel bits in the loopmux.pcmctrl register are used to select which filter is connected to the ramp module: loopmuxregs.pcmctrl.bit.pcm_filter_sel =0; //select filter0 with firmware constant power/constant current, filter 1 and front end 1 are used as a current control loop, with the eadcdac set to high current. if the voltage loop value becomes higher than the current loop value, then filter 1 is used to control the pcm ramp start value: loopmuxregs.pcmctrl.bit.pcm_filter_sel =1; s p a c e //select filter1 for slope compensation source in the ramp module, there are 2 bitfields in the rampctrl register which must be configured. the pcm_start_sel must be set to a 1 to enable the filter to be used as a ramp start source. the ramp_en bit must be set, of course. the dac_step register sets the slope of the compensation ramp. the dac value is in volts, of course, so it is necessary to calculate the slope after the current to voltage conversion. here is the formula for converting from millivolts per microsecond to dacstep. m = compensation slope in millivolts per microsecond acstep = 335.5 m in c, this can be written: #define compensation_slope 150 //compensation slope in millivolts per microsecond #define dacstep_comp_value ((int) (compensation_slope*335.5) ) s p a c e //value in dacstep for desired compensation slope s p a c e fectrl0regs.dacstep.all = dacstep_comp_value; voltage loop filter vout loop mux ramp module pcm comparator ipri front end loop mux fault mux dpwm loop mux
65 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated it may also be necessary to set a ramp ending value in the rampdacend register. in addition, it is necessary to set the d2s_comp_en bit in the eadcctrl register. this is for enabling the differential to single ended comparator function. the front end diagram leaves it out for simplicity, but the connection between the dac and the eadc amplifier is actually differential. the pcmc comparator, however, is single ended. so a conversion is necessary as shown in figure 7-9 . figure 7-9. differential to single-ended comparator function the eadc_mode bit in eadcctrl should be set to a 5 for peak current mode. the peak current detection signal next goes to the loop mux. the fault mux has only 1 apcm input, but there are 3 front ends. so the pcm_fe_sel bits in apcmctrl must be used to select which front end is used: loopmuxregs.apcmctrl.bit.pcm_fe_sel = 2; // use fe2 for pcm */ the pcm_en bit must also be set. loopmuxregs.apcmctrl.bit.pcm_en = 1; // enable pcm next the fault mux is used to enable the apcm bit to the clim/cbc signal to the dpwm. there are 4 dpwmxclim registers, one for each dpwm. the analog_pcm_en bit must be set in each one to connect the pcm detection signal to the clim/cbc signal on each dpwm. for the latest configuration information on all of these bits, consult the appropriate evm firmware. to avoid errors, it is best to configure your hardware design using the same dpwms, filters, and front ends for the same functions as the evm. dpwm timing is used to trigger the start of the ramp. this is selected by the fectrlxmux registers in the loop mux. dpwmx_frame_sync_en bits, when set, cause the ramp to be triggered at the start of the dpwm period. 7.2.2.6.3 peak current mode (pcm) there is one peak current mode control module in the device however any front end can be configured to use this module. e a p 0 e a n 0 dac0 eadc 4 bit dithering gives 14 bits of effective resolution 97.65625v/lsb effective resolution x 6 bit adc 8mv/lsb signed 9 bit result (error) 1 mv /lsb afe_gain 10 bit dac 1.5625mv/lsb value dither cpcc filter x ramp sar/prebias absolute value calculation averaging 10 bit result 1.5625mv/lsb 2 3afe_gain peak current modecomparator peak currentdetected differential to single ended 2 afe_gain
66 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 application and implementation copyright ? 2012 ? 2016, texas instruments incorporated 7.2.3 application curves 1a-16a-1a vin =385v figure 7-10. load transient 30a load syncfets off figure 7-11. v out soft start kp =14000 kd =2000 ki =300 alpha = ? 2 figure 7-12. bode plot
67 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 power supply recommendations copyright ? 2012 ? 2016, texas instruments incorporated 8 power supply recommendations 8.1 power supply decoupling and bulk capacitors ? both 3.3 vd and 3.3 va should have a local 4.7- f capacitor placed as close as possible to the device pins. ? bp18 should have a 1- f capacitor.
68 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 layout copyright ? 2012 ? 2016, texas instruments incorporated 9 layout 9.1 layout guidelines ? ti recommends two grounds: agnd (analog) and dgnd (digital). ? agnd plane should be on a different layer than dgnd, and right under the UCD3138 device. ? UCD3138 power pad should be tied to agnd plane by at least 4 vias. ? agnd plane should be just large enough to connect to all required components. ? power ground (pgnd) can be independent or combined with dgnd. ? the power pad of the driver ic should be tied to dgnd. ? both 3.3vd and 3.3va should have a local 4.7- f capacitor placed as close as possible to the device pins ? bpcap decoupling (2.2 f typically) must be connected to dgnd ? all analog signal filter capacitors should be tied to agnd ? if the gate driver device, such as ucd27524 or ucd27511/7 driver is used, the filter capacitor for the current sensing pin can be tied to dgnd for easy layout ? all digital signals, such as gpio, pmbus and pwm are referenced to dgnd. ? the reset pin capacitor (0.1 f) should be connected to either dgnd or agnd locally. ti recommends a 10-k ? pullup resistor to 3.3 v. ? all filter and decoupling capacitors should be placed close to UCD3138 as possible ? resistor placement is less critical and can be moved a little further away ? the dgnd and agnd net-short resistor must be placed right between one UCD3138 ? s dgnd pin and one agnd pin. ground connections to the net short element should be made by a large via (or multiple paralleled vias) for each terminal of the net-short element. ? if a gate driver device such as ucc27524 or ucc27511/7 is on the control card and there is a pgnd connection, a net-short resistor should be tied to the dgnd plane and pgnd plane by multiple vias. in addition the net-short element should be close to the driver ic. ? configure all unused gpio as inputs and connect them to ground. 2 .2 f 1 .0 f bp18dgnd v33d
69 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 device and documentation support copyright ? 2012 ? 2016, texas instruments incorporated 10 device and documentation support 10.1 device support 10.1.1 development support ti offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. the tool's support documentation is electronically available within the code composer studio ? integrated development environment (ide). the following products support development of the your device device applications: software development tools: code composer studio ? integrated development environment (ide): including editor c/c++/assembly code generation, and debug plus additional development tools scalable, real-time foundation software (dsp/bios ? ), which provides the basic run-time target software needed to support any your device device application. hardware development tools: extended development system (xds ? ) emulator for a complete listing of development-support tools for the your device platform, visit the texas instruments website at www.ti.com . for information on pricing and availability, contact the nearest ti field sales office or authorized distributor. 10.1.1.1 tools and documentation the application firmware for UCD3138 is developed on texas instruments code composer studio (ccs) integrated development environment (v3.3 recommended). device programming, real time debug and monitoring/configuration of key device parameters for certain power topologies are all available through texas instruments ? fusion_digital_power_designer graphical user interface ( http://www.ti.com/tool/fusion_digital_power_designer ). the fusion_digital_power_designer software application uses the pmbus protocol to communicate with the device over a serial bus using an interface adaptor known as the usb-to-gpio, available as an evm from texas instruments ( http://www.ti.com/tool/usb-to-gpio ). pmbus-based real-time debug capability is available through the ? memory debugger ? tool within the device gui module of the fusion_digital_power_designer gui, which represents a powerful alternative over traditional jtag-based approaches. the software application can also be used to program the devices, with a version of the tool known as fusion_mfr_gui optimized for manufacturing environments ( http://www.ti.com/tool/fusion_mfr_gui ). the fusion_mfr_gui tool supports multiple devices on a board, and includes built-in logging and reporting capabilities. in terms of reference documentation, the following 3 programmer ? s manuals are available offering detailed information regarding the application and usage of UCD3138 digital controller: 1. UCD3138 digital power peripheral programmer's manual key topics covered in this manual include: ? digital pulse width modulator (dpwm) ? modes of operation (normal/multi/phase-shift/resonant and so forth) ? automatic mode switching ? dpwmc, edge generation and intra-mux ? front end ? analog front end ? error adc or eadc ? front end dac ? ramp module ? successive approximation register module ? filter
70 UCD3138 slusap2g ? march 2012 ? revised september 2016 www.ti.com submit documentation feedback product folder links: UCD3138 device and documentation support copyright ? 2012 ? 2016, texas instruments incorporated ? filter math ? loop mux ? analog peak current mode ? constant current/constant power (cccp) ? automatic cycle adjustment ? fault mux ? analog comparators ? digital comparators ? fault pin functions ? dpwm fault action ? ideal diode emulation (ide), dcm detection ? oscillator failure detection ? register map for all of the above peripherals in UCD3138 2. UCD3138 monitoring and communications programmer ? s manual key topics covered in this manual include: ? adc12 ? control, conversion, sequencing & averaging ? digital comparators ? temperature sensor ? pmbus addressing ? dual sample and hold ? miscellaneous analog controls (current sharing, brown-out, clock-gating) ? pmbus interface ? general purpose input output (gpio) ? timer modules ? pmbus ? register map for all of the above peripherals in UCD3138 3. UCD3138 arm and digital system programmer ? s manual key topics covered in this manual include: ? boot rom and boot flash ? bootrom function ? memory read/write functions ? checksum functions ? flash functions ? avoiding program flash lock-up ? arm7 architecture ? modes of operation ? hardware/software interrupts ? instruction set ? dual state inter-working (thumb 16-bit mode/arm 32-bit mode) ? memory and system module ? address decoder, dec (memory mapping) ? memory controller (mmc) ? central interrupt module ? register map for all of the above peripherals in UCD3138 4. fusion_digital_power_designer for isolated power applications ? user guide for designer gui ? user guide for device gui ? firmware memory debugger ? manufacturing tool (mfr gui) in addition to the tools and documentation described above, for the most up to date information regarding evaluation modules, reference application firmware and application notes/design tips, please visit http://www.ti.com/product/UCD3138 .
71 UCD3138 www.ti.com slusap2g ? march 2012 ? revised september 2016 submit documentation feedback product folder links: UCD3138 mechanical packaging and orderable information copyright ? 2012 ? 2016, texas instruments incorporated 10.2 documentation support for related documentation see the following: 10.2.1 references 1. UCD3138 digital power peripherals programmer ? s manual (sluu995) 2. UCD3138 monitoring and communications programmer ? s manual (sluu996) 3. UCD3138 arm and digital system programmer ? s manual (sluu994) 4. fusion_digital_power_designer for isolated power applications (slua676) 5. code composer studio development tools v3.3 ? getting started guide (spru509) 6. arm7tdmi-s technical reference manual 7. system management bus (smbus) specification 8. pmbus ? power system management protocol specification 10.3 receiving notification of documentation updates to receive notification of documentation updates, navigate to the device product folder on ti.com. in the upper right corner, click on alert me to register and receive a weekly digest of any product information that has changed. for change details, review the revision history included in any revised document. 10.4 community resources the following links connect to ti community resources. linked contents are provided "as is" by the respective contributors. they do not constitute ti specifications and do not necessarily reflect ti's views; see ti's terms of use . ti e2e ? online community the ti engineer-ro-engineer (e2e) community was created to foster collaboration among engineers. at e2e.ti.com , you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. design support ti's design support quickly find helpful e2e forums along with design support tools and contact information for technical support. 10.5 trademarks e2e is a trademark of texas instruments. arm7tdmi-s is a trademark of arm. pmbus is a trademark of smif, inc.. all other trademarks are the property of their respective owners. 10.6 electrostatic discharge caution this integrated circuit can be damaged by esd. texas instruments recommends that all integrated circuits be handled with appropriate precautions. failure to observe proper handling and installation procedures can cause damage. esd damage can range from subtle performance degradation to complete device failure. precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 10.7 glossary ti glossary this glossary lists and explains terms, acronyms, and definitions. 11 mechanical packaging and orderable information 11.1 packaging information the following pages include mechanical packaging and orderable information. this information is the most current data available for the designated devices. this data is subject to change without notice and revision of this document. for browser-based versions of this data sheet, refer to the left-hand navigation.
package option addendum www.ti.com 12-oct-2016 addendum-page 1 packaging information orderable device status (1) package type package drawing pins package qty eco plan (2) lead/ball finish (6) msl peak temp (3) op temp (c) device marking (4/5) samples UCD3138rgcr active vqfn rgc 64 2000 green (rohs & no sb/br) cu nipdau level-3-260c-168 hr -40 to 125 UCD3138 UCD3138rgct active vqfn rgc 64 250 green (rohs & no sb/br) cu nipdau level-3-260c-168 hr -40 to 125 UCD3138 UCD3138rhar active vqfn rha 40 2500 green (rohs & no sb/br) cu nipdau level-3-260c-168 hr -40 to 125 UCD3138 UCD3138rhat active vqfn rha 40 250 green (rohs & no sb/br) cu nipdau level-3-260c-168 hr -40 to 125 UCD3138 UCD3138rjar preview vqfn rja 40 3000 green (rohs & no sb/br) cu nipdauag level-2-260c-1 year -40 to 125 UCD3138 UCD3138rjat preview vqfn rja 40 250 green (rohs & no sb/br) cu nipdauag level-2-260c-1 year -40 to 125 UCD3138 UCD3138rmhr active wqfn rmh 40 2000 green (rohs & no sb/br) cu nipdau level-2-260c-1 year -40 to 125 3138rmh UCD3138rmht active wqfn rmh 40 250 green (rohs & no sb/br) cu nipdau level-2-260c-1 year -40 to 125 3138rmh (1) the marketing status values are defined as follows: active: product device recommended for new designs. lifebuy: ti has announced that the device will be discontinued, and a lifetime-buy period is in effect. nrnd: not recommended for new designs. device is in production to support existing customers, but ti does not recommend using this part in a new design. preview: device has been announced but is not in production. samples may or may not be available. obsolete: ti has discontinued the production of the device. (2) eco plan - the planned eco-friendly classification: pb-free (rohs), pb-free (rohs exempt), or green (rohs & no sb/br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. tbd: the pb-free/green conversion plan has not been defined. pb-free (rohs): ti's terms "lead-free" or "pb-free" mean semiconductor products that are compatible with the current rohs requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. where designed to be soldered at high temperatures, ti pb-free products are suitable for use in specified lead-free processes. pb-free (rohs exempt): this component has a rohs exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. the component is otherwise considered pb-free (rohs compatible) as defined above. green (rohs & no sb/br): ti defines "green" to mean pb-free (rohs compatible), and free of bromine (br) and antimony (sb) based flame retardants (br or sb do not exceed 0.1% by weight in homogeneous material) (3) msl, peak temp. - the moisture sensitivity level rating according to the jedec industry standard classifications, and peak solder temperature.
package option addendum www.ti.com 12-oct-2016 addendum-page 2 (4) there may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) multiple device markings will be inside parentheses. only one device marking contained in parentheses and separated by a "~" will appear on a device. if a line is indented then it is a continuation of the previous line and the two combined represent the entire device marking for that device. (6) lead/ball finish - orderable devices may have multiple material finish options. finish options are separated by a vertical ruled line. lead/ball finish values may wrap to two lines if the finish value exceeds the maximum column width. important information and disclaimer: the information provided on this page represents ti's knowledge and belief as of the date that it is provided. ti bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. efforts are underway to better integrate information from third parties. ti has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ti and ti suppliers consider certain information to be proprietary, and thus cas numbers and other limited information may not be available for release. in no event shall ti's liability arising out of such information exceed the total purchase price of the ti part(s) at issue in this document sold by ti to customer on an annual basis.
tape and reel information *all dimensions are nominal device package type package drawing pins spq reel diameter (mm) reel width w1 (mm) a0 (mm) b0 (mm) k0 (mm) p1 (mm) w (mm) pin1 quadrant UCD3138rgcr vqfn rgc 64 2000 330.0 16.4 9.3 9.3 1.1 12.0 16.0 q2 UCD3138rgct vqfn rgc 64 250 180.0 16.4 9.3 9.3 1.1 12.0 16.0 q2 UCD3138rhar vqfn rha 40 2500 330.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 UCD3138rhat vqfn rha 40 250 180.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 UCD3138rjar vqfn rja 40 3000 330.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 UCD3138rjat vqfn rja 40 250 180.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 UCD3138rmhr wqfn rmh 40 2000 330.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 UCD3138rmht wqfn rmh 40 250 180.0 16.4 6.3 6.3 1.1 12.0 16.0 q2 package materials information www.ti.com 16-oct-2016 pack materials-page 1
*all dimensions are nominal device package type package drawing pins spq length (mm) width (mm) height (mm) UCD3138rgcr vqfn rgc 64 2000 367.0 367.0 38.0 UCD3138rgct vqfn rgc 64 250 210.0 185.0 35.0 UCD3138rhar vqfn rha 40 2500 367.0 367.0 38.0 UCD3138rhat vqfn rha 40 250 210.0 185.0 35.0 UCD3138rjar vqfn rja 40 3000 367.0 367.0 38.0 UCD3138rjat vqfn rja 40 250 210.0 185.0 35.0 UCD3138rmhr wqfn rmh 40 2000 367.0 367.0 38.0 UCD3138rmht wqfn rmh 40 250 210.0 185.0 35.0 package materials information www.ti.com 16-oct-2016 pack materials-page 2

www.ti.com package outline c 40x 0.30 0.18 4.15 0.1 40x 0.5 0.3 1 max (0.2) typ 0.05 0.00 2x 4.5 36x 0.5 2x 4.5 4x ( 0.32 ) 2.74 typ 2.74 typ a 6.1 5.9 b 6.1 5.9 vqfn - 1 mm max height rja0040a plastic quad flatpack - no lead 4222901/a 05/2016 pin 1 index area 0.08 seating plane 1 10 21 30 11 20 40 31 (optional) pin 1 id 0.1 c a b 0.05 exposed thermal pad a1 a2 a3 a4 41 notes: 1. all linear dimensions are in millimeters. any dimensions in parenthesis are for reference only. dimensioning and tolerancing per asme y14.5m. 2. this drawing is subject to change without notice. 3. the package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance. scale 2.000
www.ti.com example board layout (1.14) typ (2.74) typ (2.74) typ 0.05 min all sides 0.05 max all around 40x (0.24) 40x (0.6) ( 0.2 ) typ via ( 4.15 ) (r0.05) typ (5.8) 36x (0.5) 4x ( 0.32 ) (5.8) (0.685) typ (1.14) typ (0.685) typ (0.25) typ vqfn - 1 mm max height rja0040a plastic quad flatpack - no lead 4222901/a 05/2016 symm 1 10 11 20 21 30 31 40 symm land pattern example scale:12x 41 a1 a2 a4 a3 notes: (continued) 4. this package is designed to be soldered to a thermal pad on the board. for more information, see texas instruments literature number slua271 (www.ti.com/lit/slua271). solder mask opening metal under solder mask solder mask defined metal solder mask opening solder mask details non solder mask defined (preferred)
www.ti.com example stencil design 4x ( 0.32 ) (1.37) typ (1.37) typ 40x (0.6) 40x (0.24) 9x ( 1.17 ) (r0.05) typ (5.8) (5.8) 36x (0.5) (0.25) typ vqfn - 1 mm max height rja0040a plastic quad flatpack - no lead 4222901/a 05/2016 notes: (continued) 5. laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. ipc-7525 may have alternate design recommendations. 41 a1 a2 a4 a3 symm metal typ solder paste example based on 0.125 mm thick stencil exposed pad 41: 72% printed solder coverage by area under package scale:12x symm 1 10 11 20 21 30 31 40
important notice texas instruments incorporated and its subsidiaries (ti) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per jesd46, latest issue, and to discontinue any product or service per jesd48, latest issue. buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. all semiconductor products (also referred to herein as ? components ? ) are sold subject to ti ? s terms and conditions of sale supplied at the time of order acknowledgment. ti warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in ti ? s terms and conditions of sale of semiconductor products. testing and other quality control techniques are used to the extent ti deems necessary to support this warranty. except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. ti assumes no liability for applications assistance or the design of buyers ? products. buyers are responsible for their products and applications using ti components. to minimize the risks associated with buyers ? products and applications, buyers should provide adequate design and operating safeguards. ti does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which ti components or services are used. information published by ti regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from ti under the patents or other intellectual property of ti. reproduction of significant portions of ti information in ti data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. ti is not responsible or liable for such altered documentation. information of third parties may be subject to additional restrictions. resale of ti components or services with statements different from or beyond the parameters stated by ti for that component or service voids all express and any implied warranties for the associated ti component or service and is an unfair and deceptive business practice. ti is not responsible or liable for any such statements. buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of ti components in its applications, notwithstanding any applications-related information or support that may be provided by ti. buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. buyer will fully indemnify ti and its representatives against any damages arising out of the use of any ti components in safety-critical applications. in some cases, ti components may be promoted specifically to facilitate safety-related applications. with such components, ti ? s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. nonetheless, such components are subject to these terms. no ti components are authorized for use in fda class iii (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. only those ti components which ti has specifically designated as military grade or ? enhanced plastic ? are designed and intended for use in military/aerospace applications or environments. buyer acknowledges and agrees that any military or aerospace use of ti components which have not been so designated is solely at the buyer ' s risk, and that buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. ti has specifically designated certain components as meeting iso/ts16949 requirements, mainly for automotive use. in any case of use of non-designated products, ti will not be responsible for any failure to meet iso/ts16949. products applications audio www.ti.com/audio automotive and transportation www.ti.com/automotive amplifiers amplifier.ti.com communications and telecom www.ti.com/communications data converters dataconverter.ti.com computers and peripherals www.ti.com/computers dlp ? products www.dlp.com consumer electronics www.ti.com/consumer-apps dsp dsp.ti.com energy and lighting www.ti.com/energy clocks and timers www.ti.com/clocks industrial www.ti.com/industrial interface interface.ti.com medical www.ti.com/medical logic logic.ti.com security www.ti.com/security power mgmt power.ti.com space, avionics and defense www.ti.com/space-avionics-defense microcontrollers microcontroller.ti.com video and imaging www.ti.com/video rfid www.ti-rfid.com omap applications processors www.ti.com/omap ti e2e community e2e.ti.com wireless connectivity www.ti.com/wirelessconnectivity mailing address: texas instruments, post office box 655303, dallas, texas 75265 copyright ? 2016, texas instruments incorporated

▲Up To Search▲

Price & Availability of UCD3138

	To Download UCD3138 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .