![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
? 2015 microchip technology inc. ds20005425a-page 1 features processed with high-voltage cmos technology low power-level shifting source/sink current minimum 20ma shift register speed 8.0 mhz latched data outputs cmos compatible inputs forward and reverse shifting options diode to v pp allows efficient power recovery description hv5308 and hv5408 are low-voltage serial to high- voltage parallel converters with push-pull outputs. these devices have been designed for use as a driver for ac-electroluminescent displays. hv5308 / hv5408 can also be used in any application requiring multiple output high-voltage, current sourcing, and sinking capabilities such as driving plasma panels, vacuum flu- orescent, or large matrix lcd displays. these devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. data is shifted through the shift register on the low-to-high tran- sition of the clock. hv5308 shifts in the clockwise direction, when viewed fr om the top of the package, and hv5408 shifts in the counter-clockwise direction. a data output buffer is provided for cascading devices. this output reflects the current status of the last bit of the shift register (32). operat ion of the shift register is not affected by the le (latch enable) or the oe (output enable) inputs. transfer of data from the shift register to the latch occurs when the le input is high. the data in the latch is retained when le is low. hv5308 / hv5408 32-channel, serial-to-parallel converter with high-voltage push-pull outputs downloaded from: http:///
hv5308 / hv5408 ds20005425a-page 2 ? 2015 microchip technology inc. package type functional block diagram 44-lead plcc see table 2-1 for pin information 44-lead pqfp 1 44 1 44 6 40 vpp le oe hv out 2 ?? ? 28 additional outputs ?? ? hv out 31 hv out 1 hv out 32 data input clk data out 32 bit shift register 32 bit latches downloaded from: http:/// ? 2015 microchip technology inc. ds20005425a-page 3 hv5308 / hv5408 typical application circuit data input clk le oe hv out 1 micro processor display panel columns row driver hv out 32 data input for cascading data out low voltage high voltage shift register latches output contr. level translators & push-pull output buffers vpp vdd downloaded from: http:/// hv5308 / hv5408 ds20005425a-page 4 ? 2015 microchip technology inc. 1.0 electrical characteristics absolute maximum ratings ? supply voltage, v dd ............................................................................................................................... ... -0.5v to +16v supply voltage, v pp ............................................................................................................................... .... -0.5v to +90v logic input levels............................................................................................................. ................... -0.5v to v dd +0.5v ground current 1 ............................................................................................................................... ........................ 1.5a continuous total power dissipation 2 .................................................................................................................. 1200mw operating temperature range .................................................................................................... .............. -40c to +85c storage temperature range ...................................................................................................... ............. -65c to +150c 1: duty cycle is limited by the tota l power dissipated in the package. 2: for operation above 25c ambient derate linearly to maximum operating temperature at 20mw/c. note 1: l to h = low to high; h to l = high to low. ? notice: stresses above those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those ind icated in the operational listings of this specification is not implied. exposure to maximum rating conditions for extended pe riods may affect devi ce reliability. electrical characteristics electrical specifications: v pp = 60v, v dd = 12v, t a = 25c parameter symbol min max units conditions dc characteristics v pp supply current i pp -0 . 5m a h v outputs high to low i dd supply current (quiescent) i ddq - 100 a all inputs = v dd or gnd i dd supply current (operating) i dd -1 5m a v dd = v dd max, f clk = 8.0mhz high level logic input current i ih -1 . 0 a v in = v dd low level logic input current i il -- 1 . 0 a v in = 0 high level output voltage hv out v oh 52 - v i oh = -20ma, -40 to 85c i oh = -15ma, -55 to 125c data out 10.5 - v i o = -100a low level output voltage hv out v ol -8 . 0v i ol = 20ma, -40 to 85c i ol = 15ma, -55 to 125c data out - 1.0 v i o = 100a hv output clamp diode voltage v oc -- 1 . 5v i ol = -100ma ac characteristics clock frequency f clk - 8.0 mhz --- clock width, high or low t wl or t wh 62 - ns --- setup time before clk rises t su 25 - ns --- hold time after clk rises t h 10 - ns --- data output delay after l to h clk t dlh (data) - 110 ns c l = 15pf, ( note 1 ) data output delay after h to l clk t dhl (data) - 110 ns c l = 15pf, ( note 1 ) le delay after l to h clk t dle 50 - ns ( note 1 ) width of le pulse t wle 50 - ns --- le setup time before l to h clk t sle 50 - ns ( note 1 ) delay from le to hv out , l to h t on - 500 ns ( note 1 ) delay from le to hv out , h to l t off - 500 ns ( note 1 ) downloaded from: http:/// ? 2015 microchip technology inc. ds20005425a-page 5 hv5308 / hv5408 temperature specifications electrical specifications: unless otherwise specified, for all specifications t a =t j = +25c parameter symbol min typ max units conditions temperature ranges operating temperature -40 C 85 c storage temperature -65 C 150 c package thermal resistances thermal resistance, 44-lead pqfp ja C5 1C c / w thermal resistance, 44-lead plcc ja C3 7C c / w downloaded from: http:/// hv5308 / hv5408 ds20005425a-page 6 ? 2015 microchip technology inc. 2.0 pin description the locations of the pins are listed in package type . table 2-1: pin description pqfp pin # hv5308 hv5408 description 1h v out 22 hv out 11 high voltage outputs. high voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to gnd, or to v pp rail lev- els. 2h v out 21 hv out 12 3h v out 20 hv out 13 4h v out 19 hv out 14 5h v out 18 hv out 15 6h v out 17 hv out 16 7h v out 16 hv out 17 8h v out 15 hv out 18 9h v out 14 hv out 19 10 hv out 13 hv out 20 11 hv out 12 hv out 21 12 hv out 11 hv out 22 13 hv out 10 hv out 23 14 hv out 9h v out 24 15 hv out 8h v out 25 16 hv out 7h v out 26 17 hv out 6h v out 27 18 hv out 5h v out 28 19 hv out 4h v out 29 20 hv out 3h v out 30 21 hv out 2h v out 31 22 hv out 1h v out 32 23 data out data out serial data output. data output for cascading to the data input of the next device. 24 n/c n/c no connect. 2526 27 clk clk data shift register clock input are shifted into the shift register on the positive edge of the clock. 28 gnd gnd logic and high voltage ground 29 vpp vpp high voltage power rail. 30 vdd vdd low voltage logic power rail. 31 le le latch enable input. when le is high, shift register data is transferred into a data latch. when le is low, data is latched, and new data can be clocked into the shift register. 32 data in data in serial data input. data needs to be present before each rising edge of the clock. 33 oe oe output enable input. when oe is low, all hv outputs are forced into a low state, regardless of data in each channel. when oe is high, all hv out- puts reflect data latched. 34 n/c n/c no connect. downloaded from: http:/// ? 2015 microchip technology inc. ds20005425a-page 7 hv5308 / hv5408 35 hv out 32 hv out 1 high voltage outputs. high voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to gnd, or to v pp rail lev- els. 36 hv out 31 hv out 2 37 hv out 30 hv out 3 38 hv out 29 hv out 4 39 hv out 28 hv out 5 40 hv out 27 hv out 6 41 hv out 26 hv out 7 42 hv out 25 hv out 8 43 hv out 24 hv out 9 44 hv out 23 hv out 10 table 2-1: pin descript ion pqfp (continued) pin # hv5308 hv5408 description table 2-2: pin description plcc pin # hv5308 hv5408 description 1h v out 17 hv out 16 high voltage outputs. high voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to gnd, or to v pp rail lev- els. 2h v out 16 hv out 17 3h v out 15 hv out 18 4h v out 14 hv out 19 5h v out 13 hv out 20 6h v out 12 hv out 21 7h v out 11 hv out 22 8h v out 10 hv out 23 9h v out 9h v out 24 10 hv out 8h v out 25 11 hv out 7h v out 26 12 hv out 6h v out 27 13 hv out 5h v out 28 14 hv out 4h v out 29 15 hv out 3h v out 30 16 hv out 2h v out 31 17 hv out 1h v out 32 18 data out data out serial data output. data output for cascading to the data input of the next device. 19 n/c n/c no connect. 2021 22 clk clk data shift register clock input are shifted into the shift register on the positive edge of the clock. 23 gnd gnd logic and high voltage ground 24 vpp vpp high voltage power rail. 25 vdd vdd low voltage logic power rail. 26 le le latch enable input. when le is high, shift register data is transferred into a data latch. when le is low, data is latched, and new data can be clocked into the shift register. downloaded from: http:/// hv5308 / hv5408 ds20005425a-page 8 ? 2015 microchip technology inc. 27 data in data in serial data input. data needs to be present before each rising edge of the clock. 28 oe oe output enable input. when oe is low, all hv outputs are forced into a low state, regardless of data in each channel. when oe is high, all hv out- puts reflect data latched. 29 n/c n/c no connect. 30 hvout32 hv out 1 high voltage outputs. high voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to gnd, or to v pp rail lev- els. 31 hvout31 hv out 2 32 hvout30 hv out 3 33 hvout29 hv out 4 34 hvout28 hv out 5 35 hvout27 hv out 6 36 hvout26 hv out 7 37 hvout25 hv out 8 38 hvout24 hv out 9 39 hvout23 hv out 10 40 hvout22 hv out 11 41 hvout21 hv out 12 42 hvout20 hv out 13 43 hvout19 hv out 14 44 hvout18 hv out 15 table 2-2: pin descript ion plcc (continued) pin # hv5308 hv5408 description downloaded from: http:/// ? 2015 microchip technology inc. ds20005425a-page 9 hv5308 / hv5408 3.0 functional description table 3-1 provides functional information about hv5308 / hv5408. note: h = high level, l = low level, = low-to- high transition note: h = high level, l = low level, x= dont care 3.1 power-up and recommended operating conditions to power-up hv5308 / hv5408, perform the following power-up sequence: 1. connect ground 2. apply v dd 3. set all inputs (data, clk, le , etc.) to a known state 4. apply v pp 5. the v pp should not fall below v dd or float during operation. to power-down the device, reverse the steps above. figure 3-1: input and output equivalent circuits table 3-1: functional table clk data in clk data out h h l l xn o no change table 3-2: functional table le , oe data in le oe hv out x x l all hv out = low x l h previous latched data hhh h lhh l table 3-3: recommended operating conditions (-40c to 85c) symbol parameter min max units v dd logic voltage supply 10.8 13.2 v v pp high voltage supply 8.0 80 v v ih input high voltage v dd - 2.0 v dd v v il input low voltage 0 2.0 v f clk clock frequency 0 8.0 mhz vdd data input gnd vpp gnd hv out logic inputs gnd data out logic data output high voltage outputs vdd downloaded from: http:/// hv5308 / hv5408 ds20005425a-page 10 ? 2015 microchip technology inc. figure 3-2: switching waveforms le hv out w/ s/r low data valid 50% data in clk data out t su t h t wl t wh 50% 50% t dlh t dhl 50% t wle t dle t sle 50% 50% t on 10% 90% 90% 10% t off v ih v il v ih v il v oh v ol v oh v ol v ih v il v oh v ol v oh v ol 50% 50% 50% 50% hv out w/ s/r high downloaded from: http:/// ? 2015 microchip technology inc. ds20005425a-page 11 hv5308 / hv5408 4.0 packaging information 4.1 package marking information legend: xx...x product code or customer-specific information y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week 01) nnn alphanumeric traceability code pb-free jedec ? designator for matte tin (sn) * this package is pb-free. the pb-free jedec designator ( ) can be found on the outer packaging for this package. note : in the event the full microchip part nu mber cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or custom er-specific information. package may or not include the corporate logo. 3 e 3 e 44-lead plcc example xxxxxxxxx xxxxxxxxxxxyywwnnn xxxxxxxxxxx e 3 hv5308pj-b 1530343 e 3 44-lead pqfp example xxxxxxxx xxxxxxxxxx xxxxxxxxxx yywwnnn e 3 hv5308pg-b 1530343 e 3 downloaded from: http:/// hv5308 / hv5408 ds20005425a-page 12 ? 2015 microchip technology inc. 44-lead pqfp package outline (pg) 10.00x10.00mm body, 2.35mm height (max), 0.80mm pitch symbol a a1 a2 b d d1 e e1 e l l1 l2 dimension (mm) min 1.95* 0.00 1.95 0.30 13.65* 9.80* 13.65* 9.80* 0.80 bsc 0.73 1.95 ref 0.25 bsc 0 o nom - - 2.00 - 13.90 10.00 13.90 10.00 0.88 3.5 o max 2.35 0.25 2.10 0.45 14.15* 10.20* 14.15* 10.20* 1.03 7 o jedec registration mo-112, variation aa-2, issue b, sep.1995. 7 k l v g l p h q v l r q l v q r w v s h f l ? h g l q w k h - ( ' ( & |