Part Number Hot Search : 
SDA316 GC1307 2G11B11 03DEEG3E 800221MB AM1517F C3157 MV53152
Product Description
Full Text Search
 

To Download ACT15530PI Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  scd15530 rev d features ? mil-std-1553 compatible ? 1.25 megabit/sec maximum data rate ? sync identification and lock-in ? clock recovery ? manchester ii encode / decode ? separate encoder and decoder sections ? low operating power ? monolithic ? single chip construction ? several package and quality options (consult factory for details) ? direct replacement for the obsolete harris hd15530-9/-2/8 and gec plessey marconi mas15530 / ct15530 parts ? military temperatue range -55c to +125c ? designed for commercial, industri al and aerospace applications ? aeroflex-plainview is a class h & k mil-prf-38534 manufacturer description the aeroflex-plainview act15530 is a high perform ance cmos integrated ci rcuit used to implement mil-std-1553 and similar manchester ii encoded, time division multiplexed, serial data protocols. the device is divided into two independent sections, encoder and decode r, with a common master reset. the function of the encoder section is to produce the sync pulse and parity bit, and encode the da ta bits. the decoder section recognizes the sync pulse, decodes the data bits and checks for parity. the act15530 is fully guaranteed to support the 1 mhz da ta rate of mil-std-1553 over the full temperature and supply voltage ranges. the device interfaces with cm os, ttl or n-channel support ci rcuitry and operates from a standard 5 volt supply. the circuit can also be used in many party line digital data communications applications where high reliability command and control signals are requir ed. using aeroflex transceive rs products (4400 series) the bit error rates (ber) and word error rates (w er) of mil-std-1553 can be achieved (refer to mil-std-1553 multiplex applications handbook "mil-hdbk-1553"). act15530 cmos manchester encoder / decoder standard products www.aeroflex.com/avionics may 16, 2005 v dd encoder clock send clock in send data sync select encoder enable serial data in bipolar one out output inhibit bipolar zero out 6 out master reset valid word encoder shift clock take data serial data out decoder clock bipolar zero in bipolar one in unipolar data in decoder shift clock command/data sync decoder reset v ss figure 1: pin assignments 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 (24-pin dip/flat package ? see figure 18 for lcc pkg)
2 scd15530 rev d master reset vss send clock in 6 out v dd output inhibit 6 encoder clock bit former character send data send data in encoder enable sync select encoder shift clock bipolar one out bipolar zero out 23 14 22 13 12 21 2 18 19 20 15 17 16 24 8 6 3 4 1 9 5 7 10 13 11 unipolar data in bipolar one in bipolar zero in decoder clock master reset command / data sync take data serial data out valid word decoder shift clock decoder reset finder transition counter check parity identifier character figure 2: encoder block diagram figure 3: decoder block diagram clock bit rate synchronizer bit counter 2 note: all pin designations are for 24-pin dip & flatpak note: all pin designations are for 24-pin dip & flatpak
3 scd15530 rev d pin designations pin input output enc dec function comment 1 ?? valid word a 'high' signals the receipt of a valid word 2 ?? encoder shift clock shifts data into the encoder on a 'low' to 'high' transition 3 ?? take data 'high' during data recepti on after the sync pulse is identified 4 ?? serial data out nrz output of received data 5 ?? decoder clock clock for the transitio n finder and synchronizer which generates the clock for the rest of the decoder 6 ?? bipolar zero in should be 'high' when the bus is in a negative state. must be tied 'high' when the unipolar input is used 7 ?? bipolar one in should be 'high' when the bus is in a positive state. must be tied 'low' when the unipolar input is used 8 ?? unipolar data in input for unipolar data to the transition finder. must be tied 'low' when not used 9 ?? decoder shift clock provides the decoder clock divided by 12, synchronized by the recovered serial data 10 ?? command/data sync this output indicates the type of synchronizing character received as follows: if a da ta synchronizing character was received, this pin is low while the data is decoded. if a command synchronizing character was received, this pin is high during data decoding 11 ?? decoder reset a 'high' during a decoder shift clock rising edge resets the bit counter 12 ?? ?? v ss ground 13 ??? master reset a 'high" clears the counters in both sections 14 ?? 6 out provides the encoder clock divided by 6 15 ?? bipolar zero out provides an active 'low' output to the zero or negative sense of a bipolar line driver 16 ?? output inhibit a 'low' inhibits the bipolar zero ou t and bipolar one out by forcing them to inactive, 'high', states 17 ?? bipolar one out provides an active 'low' output to the one or positive sense of a bipolar line driver 18 ?? serial data in receives serial data at the rate of the encoder shift clock 19 ?? encoder enable a 'high' starts the enco de cycle provided that the previous cycle is complete 20 ?? sync select a 'high' selects the co mmand sync and a 'low' selects the data sync 21 ?? send data provides an active 'high' to enable the external serial data source 22 ?? send clock in clock input at 2 times the data rate 23 ?? encoder clock input to the divide by 6 circuit 24 ?? ?? v dd positive supply figure 4: pin designatio ns (24-pin dip/flat pack)
4 scd15530 rev d performance characteri stics and ratings absolute maximum ratings parameter min max units v dd 37 v input voltage v ss - 0.3 v dd + 0.3v v operating temperature -55 +125 c storage temperature -65 +150 c figure 5: absolute maximum ratings dc characteristics * sym parameter min typ max units test conditions v ih logic "1" input voltage 70%v dd -- v v il logic "0" input voltage - - 30%v dd v v ihc logic "1" input voltage (clock) v dd - 0.5v - - v v ilc logic "0" input voltage (clock) - - v ss + 0.5v v i il input leakage current -1.0 +1.0 a 0v < v in < v dd v oh logic "1" output voltage 2.4 - - v i oh = -3 ma v ol logic "0" output voltage - - 0.4 v i ol = 1.8 ma i ddsb standby supply current - 0.5 2.0 ma output open v in = v dd = 5.5v i ddop operating supply current - 8.0 10.0 ma v dd = 5.5v, f = 1mhz c in input capacitance - 5.0 7.0 pf c out output capacitance - 8.0 10.0 pf * v dd = 5v 10%, over full operating temperature range. figure 6: dc characteristics
5 scd15530 rev d ac characteristics sym parameter limits figure 7: encoder electrical characteristics min max units f ec encoder clock frequency 0 15 mhz f esc send clock frequency 0 2.5 mhz t ecr encoder clock rise time - 8 ns t ecf encoder clock fall time - 8 ns f ed data rate 0 1.25 mhz t mr master reset pulse width 150 - ns t e 1 shift clock delay - 125 ns t e 2 serial data setup time 75 - ns t e 3 serial data hold time 75 - ns t e 4 enable setup time 90 - ns t e 5 enable pulse width 100 - ns t e 6 sync setup time 55 - ns t e 7 sync pulse width 150 - ns t e 8 send data delay 0 50 ns t e 9 bipolar output delay - 130 ns notes: 1. v dd = 5v 10%, over full operating temperature range. 2. c l =50pf. sym parameter limits figure 8: decoder electrical characteristics min typ max units f dc decoder clock frequency 0 - 15 mhz t dcr decoder clock rise time - - 8 mhz t dcf decoder clock fall time - - 8 ns f dd data rate 0 - 1.25 mhz t dr decoder reset pulse width 150 - - ns t drs decoder reset setup time 75 - - ns t mr master reset pulse width 150 - - ns t d 1 bipolar data pulse width t dc + 10 - - ns t d 2 sync transition span - 18t dc -ns t d 3 one-zero overlap - - t dc - 10 ns t d 4 short data transition span - 6t dc -ns t d 5 long data transition span - 12t dc -ns t d 6 sync delay (on) -20 - 110 ns t d 7 take data delay (on) 0 - 110 ns t d 8 serial data out delay - - 80 ns t d 9 sync delay (off) 0 - 110 ns t d 10 take data delay (off) 0 - 110 ns t d 11 valid word delay 0 - 110 ns notes: 1. v dd = 5v 10%, over full op erating temperature range. 2. c l =50pf. 3. t dc = decoder clock period = 1/f dc
6 scd15530 rev d encoder operation the encoder requires a single clock with a frequency of twice the d esired data rate applied at the send clock i nput. an auxiliary divide by six counter is provided on chip which can be utilised to produce the send clock by dividing the decoder clock. the encoder's cycle begins when encoder enable is high during a failing edge of encoder shift clock . this cycle lasts for one word length or twenty encoder shift clock periods. at the next low-to-high transition of the encoder shift clock, a high at sync select input actuates a comma nd sync or a low will produce a data sync for that word ? . when the encoder is ready to accept data, the send data output will go high and remain high for sixteen encoder sh ift clock periods . during these sixteen peri ods the data should be clocked into the seri al data input with every low-high transi tion of the encoder shift clock - . after the sync and the manchester ii coded data are chip transmitted through the bipolar one and bipolar zero outputs, the encoder adds on an additional bit which is th e parity for that word . at any time a low in output inhibit input will force both bipolar outputs to a high state but will not affect the encoder in any other way. to abort the encoder transmission a positive pulse must be applied at master reset. anytime after or during this pulse, a low to high transition on send clock clears the internal counters and initializes the encoder for a new word. figure 9: encoder operation timing send clock encoder enable send data sync select serial data in half half 0 1 2 3 4 5 6 7 15 16 17 18 15 14 13 12 10 2 1 0 3 12 4 5 3 11 sync sync 15 14 13 12 11 2 1 0 p 3 19 bipolar zero out bipolar one out encoder shift clock don?t care don?t care valid 1st 2nd 15 14 13 12 11 2 1 0 p 3
7 scd15530 rev d figure 10: decoder operation decoder operation the decoder requires a single clock with a frequency of 12 times the desired data rate applied at the deco der clock input. the manchester ii coded data can be presented to the decoder in one of two ways. the bipolar one and bipolar zero inputs will accept data from a comparat or sensed transformer coupled bus as specified in mil-std-1553. the unipolar data input can only accept non-inverted manchester ii coded data (e.g. from bipolar zero out of an encoder). the decoder is free running and continuously monitors its data input lines for a valid sync character and two valid manchester data bits to start an output cycle. when a valid sync is recognized , the type of sync is indicated on command/data sync output. if the sync character was a command sync, this output will go high ? and remain high for sixteen decoder shift clock periods , otherwise it will remain low. the take data output will go high and remain high ? - while the decoder is tr ansmitting the decoded data through serial data out. the decoded data available at seria l data out is in a nrz format. the decod er shift clock is provided so that the dec oded bits can get shifted into an external register on every low-to-high transition of this clock ? - . after all sixteen decoded bits have been transmitted the data is chec ked for odd parity. a high on valid word output indicates a successful reception of a word without any manchester or parity e rrors. at this time the decoder is looking for a new sync character to start another output sequence. at any time in the above sequence, a high input on decoder reset during a low-to-high transiti on of decoder shift clock will abort transmission and initialize the decoder to start looking for a new sync character. timing decoder shift clock bipolar one in bipolar zero in command/data sync (from previous reception) take data serial data out valid word half half sync sync 12 034567816171819 15 14 13 12 11 10 2 1 0 p 2nd 1st 15 14 13 12 11 10 2 1 0 p 15 14 13 12 4 2 1 0 3 undefined 12 3 4
8 scd15530 rev d figure 11: encoder timing diagram send clock encoder shift clock serial data in send clock encoder shift clock encoder enable sync select send clock send clock encoder shift clock bipolar one out or bipolar zero out valid t e 7 t e 8 t e 5 t e 6 t e 4 t e 1 t e 3 t e 2 t e 9 valid valid t e 1
9 scd15530 rev d figure 12: decoder timing diagram bipolar zero in = 1 notes: 1. unipolar in = 0 2. bipolar one in = 0 1 / bipolar one in 1 / bipolar zero in command sync 1 / bipolar one in 1 / bipolar zero in data sync 1 / bipolar one in 1 / bipolar zero in 2 / unipolar in 2 / unipolar in command sync 2 / unipolar in data sync t d 3 t d 3 t d 1 t d 1 t d 2 one zero one one one bit per. zero bit per. one bit per. t d 2 t d 2 t d 1 t d 3 t d 3 t d 3 t d 3 t d 3 t d 3 t d 3 t d 2 t d 1 t d 5 t d 5 t d 1 t d 4 t d 2 t d 2 t d 2 t d 2 t d 4 t d 5 t d 5 t d 4 t d 4 t d 4 t d 3
10 scd15530 rev d figure 13: decoder timing details t drs t dr t d 11 t d 10 t d 9 t d 6 t d 7 data bit t d 8 serial data out decoder shift clock command / data sync take data decoder shift clock take data command / data sync decoder shift clock decoder shift clock decoder reset valid word
11 scd15530 rev d figure 14: character formats figure 15: word formats data sync command sync logical one data logical zero data bit period bit period bit period sync sync sync address terminal mode subaddress count data word p r/t 5551 1 1 p data word 16 5911 1 address terminal p tf code for failure modes me status word (from terminal to controller) data word (sent either direction) command word (from controller to terminal) 12 0 345678910 11 12 13 14 15 16 17 18 19
12 scd15530 rev d figure 16: 24-lead ceramic dil (solder seal) - package style c ref min nom max a - - 5.60 (0.220) a 1 0.38 (0.015) - 1.53 (0.060) b 0.35 (0.014) - 0.59 (0.023) c 0.20 (0.008) - 0.36 (0.014) d - - 30.79 (1.212) e - 2.54 (0.100) typ - e 1 - 15.24 (0.600) typ - h 4.71 (0.185) - 5.38 (0.212) m e - - 15.90 (0.626) w - - 1.53 (0.060) dimensions in mm (inches) v dd encoder clock send clock in send data sync select encoder enable serial data in bipolar one out output inhibit bipolar zero out 6 out master reset valid word encoder shift clock take data serial data out decoder clock bipolar zero in bipolar one in unipolar data in decoder shift clock command/data sync decoder reset v ss 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 m e seating plane e 1 0-15 c a h a 1 b alernative pin shapes w e d pin 1 notch 0-15
13 scd15530 rev d figure 17: 24-lead ceramic flatpack (solder seal) - package style f e b a a 1 d z l c m e pin 1 index m ref min nom max a - - 2.67 (0.105) a 1 0.25 (0.010) - 1.02 (0.040) b 0.38 (0.015) - 0.48 (0.019) c 0.10 (0.004) - 0.18 (0.007) d 14.86 (0.585) - 15.62 (0615) e - 1.275 (0.050) - l 6.73 (0.265) - 7.75 (0.305) m 9.91 (0.390) - 10.41 (0.410) m e 7.6 (0.30) - - z 0.13 (0.005) - 1.14 (0.045) dimensions in mm (inches) v dd encoder clock send clock in send data sync select encoder enable serial data in bipolar one out output inhibit bipolar zero out 6 out master reset valid word encoder shift clock take data serial data out decoder clock bipolar zero in bipolar one in unipolar data in decoder shift clock command/data sync decoder reset v ss 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 bottom view
14 scd15530 rev d 25 24 23 21 20 19 18 17 16 15 14 13 12 26 27 28 1 2 3 4 22 5 6 7 9 10 11 8 output inhibit out bipolar zero 6 out master reset ground decoder reset data sync command / decoder clk nc nc bipolar zero in bipolar one in unipolar data in decoder shift clock bipolar one out serial data in encoder enable sync select nc nc send data nc send clk in encoder clk valid word vcc encoder shift clk serial daa out take data . 075 . 095 . 003 . 015 . 006 . 022 . 022 . 028 . 045 . 055 . 442 . 458 . 050 bsc . 442 . 458 . 074 . 088 . 015 min figure 18: 28-leadless ceramic chip carrier - package style l . 074 . 090 max top view bottom view
15 plainview, new york toll free: 800-the-1553 fax: 516-694-6715 se and mid-atlantic tel: 321-951-4164 fax: 321-951-4254 international tel: 805-778-9229 fax: 805-778-1980 west coast tel: 949-362-2260 fax: 949-362-2266 northeast tel: 603-888-3975 fax: 603-888-4585 central tel: 719-594-8017 fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused aeroflex microelectronic solutions reserves the right to change at any time without notice the specifications, design, function, or form of its products described herein. all parameters must be validated for each customer's application by engineering. no liability is assumed as a result of use of this product. no patent licenses are implied. scd15530 rev d ordering information model number part number act15530xx see below or contact factory aeroflex part number breakdown act15530 x x package type c = ceramic dil (figure 16) f = flatpack (figure 17) l = lcc (figure 18) n = naked die * p = plastic dip * rel level b = commercial screening, operating temperature -55c to +125c c = commercial screening, operating temperature 0c to +70c i = commercial screening, operating temperature -40c to +85c m = full military screening, operatin g temperature -55c to +125c space * * contact factory for details


▲Up To Search▲   

 
Price & Availability of ACT15530PI

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X