View 3026BI01_4773483.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 1 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer g eneral d escription the ics830 26i-01 is a low skew, 1-to-2 dif- ferential-to-lvcmos/lvttl f anout buffer and a member of the hiperclocks? family of high performance clock solutions from ics. the diff erential input can accept most dif- ferential signal types (lvpecl, lvds, lvhstl, hcsl and sstl) and translate to two single-ended lvcmos/lvttl out- puts. the small 8-lead soic footprint makes this device ideal for use in applications with limited board space. f eatures ? two lvcmos / lvttl outputs ? differential clk, nclk input pair ? clk, nclk pair can accept the following differential input levels: lvpecl, lvds, lvhstl, hcsl, sstl ? maximum output frequency: 350mhz ? output skew: 15ps (maximum) ? part-to-part skew: 600ps (maximum) ? additive phase jitter, rms: 0.03ps (typical) ? small 8 lead soic package saves board space ? 3.3v core, 3.3v, 2.5v or 1.8v output operating supply ? -40c to 85c ambient operating temperature ? available in both standard and lead-free rohs compliant packages b lock d iagram p in a ssignment ics83026i-01 8-lead soic 3.8mm x 4.8mm, x 1.47mm package body m package top view v dd clk nclk oe 1 2 3 4 q0 q1 clk nclk oe hiperclocks? ic s v ddo q0 q1 gnd 8 7 6 5 ics83026i-01 8-lead tssop 4.40mm x 3.0mm x 0.925mm package body g package top view v dd clk nclk oe 1 2 3 4 v ddo q0 q1 gnd 8 7 6 5
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 2 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 1. p in d escriptions t able 2. p in c haracteristics r e b m u ne m a ne p y tn o i t p i r c s e d 1v d d r e w o p. n i p y l p p u s e v i t i s o p 2k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 3k l c nt u p n i / p u l l u p n w o d l l u p v . t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i d d . g n i t a o l f t f e l n e h w t l u a f e d 2 / 4e ot u p n ip u l l u p n i e r a s t u p t u o , w o l n e h w . d e l b a n e e r a s t u p t u o , h g i h n e h w . e l b a n e t u p t u o . s l e v e l e c a f r e t n i l t t v l / s o m c v l . e t a t s e c n a d e p m i h g i h 5d n gr e w o p. d n u o r g y l p p u s r e w o p 61 qt u p t u o. s l e v e l e c a f r e t n i l t t v l / s o m c v l . t u p t u o k c o l c 70 qt u p t u o. s l e v e l e c a f r e t n i l t t v l / s o m c v l . t u p t u o k c o l c 8v o d d r e w o p. n i p y l p p u s t u p t u o : e t o n p u l l u p d n a n w o d l l u p . s e u l a v l a c i p y t r o f , s c i t s i r e t c a r a h c n i p , 2 e l b a t e e s . s r o t s i s e r t u p n i l a n r e t n i o t r e f e r t u p n is t u p t u o e o1 q , 0 q 0z i h 1e v i t c a t able 3. c ontrol f unction t able l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u c n i e c n a t i c a p a c t u p n i 4f p c d p e c n a t i c a p a c n o i t a p i s s i d r e w o p ) t u p t u o r e p ( v d d v , o d d v 5 6 4 . 3 =7 1f p v d d v , v 5 6 4 . 3 = o d d v 5 2 6 . 2 =6 1f p v d d v , v 5 6 4 . 3 = o d d v 5 9 . 1 =5 1f p r p u l l u p r o t s i s e r p u l l u p t u p n i 1 5k r n w o d l l u p r o t s i s e r n w o d l l u p t u p n i 1 5k r t u o e c n a d e p m i t u p t u o v d d v , o d d v 3 . 3 =7 v d d v , v 3 . 3 = o d d v 5 . 2 =8 v d d v , v 3 . 3 = o d d v 8 . 1 =0 1
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 3 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 3a. p ower s upply dc c haracteristics , v dd = 3.3v 5%, v ddo = 1.71v to 3.465v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v d d e g a t l o v y l p p u s e v i t i s o p 5 3 1 . 33 . 35 6 4 . 3v v o d d e g a t l o v y l p p u s t u p t u o 5 3 1 . 33 . 35 6 4 . 3v 5 7 3 . 25 . 25 2 6 . 2v 1 7 . 18 . 19 8 . 1v i d d t n e r r u c y l p p u s r e w o p 0 1a m i o d d t n e r r u c y l p p u s t u p t u o 3a m t able 3b. lvcmos / lvttl dc c haracteristics , v dd = 3.3v 5%, v ddo = 2.375v to 3.465v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h i e g a t l o v h g i h t u p n ie o2v d d 3 . 0 +v v l i e g a t l o v w o l t u p n ie o3 . 0 -8 . 0v i h i t n e r r u c h g i h t u p n ie ov d d v = n i v 5 6 4 . 3 =5a i l i t n e r r u c w o l t u p n ie ov d d v , v 5 6 4 . 3 = n i v 0 =0 5 1 -a v h o ; e g a t l o v h g i h t u p t u o1 e t o n v o d d v 5 3 1 . 3 =6 . 2v v o d d v 5 7 3 . 2 =8 . 1v v l o ; e g a t l o v w o l t u p t u o1 e t o n 5 . 0v 0 5 h t i w d e t a n i m r e t s t u p t u o : 1 e t o n v o t o d d , n o i t c e s n o i t a m r o f n i t n e m e r u s a e m r e t e m a r a p e e s . 2 / . s m a r g a i d " t i u c r i c t s e t d a o l t u p t u o " a bsolute m aximum r atings supply voltage, v dd 4.6v inputs, v i -0.5v to v dd + 0.5 v outputs, v o -0.5v to v ddo + 0.5v package thermal impedance, ja 8 lead soic 112.7c/w (0 lfpm) 8 lead tssop 101.7c/w (0 lfpm) storage temperature, t stg -65c to 150c note: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only. functional operation of product at these conditions or any conditions be- yond those listed in the dc characteristics or ac character- istics is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. t able 3c. lvcmos / lvttl dc c haracteristics , v dd = 3.3v 5%, v ddo = 1.8v 5%, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h i e g a t l o v h g i h t u p n ie o2v d d 3 . 0 +v v l i e g a t l o v w o l t u p n ie o3 . 0 -8 . 0v i h i t n e r r u c h g i h t u p n ie ov d d v = n i v 5 6 4 . 3 =5a i l i t n e r r u c w o l t u p n ie ov d d v , v 5 6 4 . 3 = n i v 0 =0 5 1 -a v h o e g a t l o v h g i h t u p t u o i h o a 0 0 1 - =v o d d 2 . 0 -v i h o a m 2 - =v o d d 5 4 . 0 -v v l o e g a t l o v w o l t u p t u o i l o a 0 0 1 =2 . 0v i l o a m 2 =5 4 . 0v
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 4 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 4a. ac c haracteristics , v dd = 3.3v 5%, v ddo = 3.3v 5%, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o 0 5 3z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p? z h m 0 5 33 . 19 . 15 . 2s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 5 1s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 0 9s p t t i j o t r e f e r , s m r , r e t t i j e s a h p e v i t i d d a r e f f u b n o i t c e s r e t t i j e s a h p e v i t i d d a 3 0 . 0s p t r t / f e m i t l l a f / e s i r t u p t u o% 0 8 o t % 0 20 5 10 0 8s p c d oe l c y c y t u d t u p t u o ? z h m 6 68 42 5% z h m 7 6 ? z h m 6 6 15 45 5% z h m 7 6 1 ? z h m 0 5 30 40 6% v o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n o d d . t u p t u o e h t f o 2 / . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n v t a d e r u s a e m o d d . 2 / h t i w d n a s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n v t a d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e o d d . 2 / . 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n t able 3d. d ifferential dc c haracteristics , v dd = 3.3v 5%, v ddo = 1.71v to 3.465v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u i h i t n e r r u c h g i h t u p n i k l c nv n i v = d d v 5 6 4 . 3 =0 5 1a k l cv n i v = d d v 5 6 4 . 3 =0 5 1a i l i t n e r r u c w o l t u p n i k l c nv n i v , v 0 = d d v 5 6 4 . 3 =0 5 1 -a k l cv n i v , v 0 = d d v 5 6 4 . 3 =5 -a v p p 1 e t o n ; e g a t l o v t u p n i k a e p - o t - k a e p 5 1 . 03 . 1v v r m c 3 , 2 e t o n ; e g a t l o v t u p n i e d o m n o m m o c 5 . 0 + d n gv d d 5 8 . 0 -v v : 1 e t o n p p v p e e k o t l e v e l t e s f f o t n e i c i f f u s s i e r e h t t a h t d e d i v o r p v 3 . 1 d e e c x e n a c l i . v 0 > s n o i t a c i l p p a d e d n e e l g n i s r o f : 2 e t o n , v s i k l c n , k l c r o f e g a t l o v t u p n i m u m i x a m e h t d d . v 3 . 0 + s i e g a t l o v e d o m n o m m o c : 3 e t o nv s a d e n i f e d h i .
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 5 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 4b. ac c haracteristics , v dd = 3.3v 5%, v ddo = 2.5v 5%, t a = -40c to 85c t able 4c. ac c haracteristics , v dd = 3.3v 5%, v ddo = 1.8v 5%, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o 0 5 3z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p? z h m 0 5 35 . 10 . 26 . 2s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 5 1s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 5 7s p t t i j , r e t t i j e s a h p e v i t i d d a r e f f u b e s a h p e v i t i d d a o t r e f e r , s m r n o i t c e s r e t t i j 3 0 . 0s p t r t / f e m i t l l a f / e s i r t u p t u o% 0 8 o t % 0 20 5 10 0 8s p c d oe l c y c y t u d t u p t u o ? z h m 6 68 42 5% z h m 7 6 ? z h m 6 6 16 44 5% z h m 7 6 1 ? z h m 0 5 30 40 6% v o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n o d d . t u p t u o e h t f o 2 / . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n v t a d e r u s a e m o d d . 2 / h t i w d n a s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n v t a d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e o d d . 2 / . 5 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o 0 5 3z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p? z h m 0 5 39 . 15 . 21 . 3s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 5 1s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 0 6s p t t i j , r e t t i j e s a h p e v i t i d d a r e f f u b e s a h p e v i t i d d a o t r e f e r , s m r n o i t c e s r e t t i j 3 0 . 0s p t r t / f e m i t l l a f / e s i r t u p t u o% 0 8 o t % 0 20 0 20 0 9s p c d oe l c y c y t u d t u p t u o ? z h m 6 68 42 5% z h m 7 6 ? z h m 6 6 13 47 5% z h m 7 6 1 ? z h m 0 5 30 40 6% v o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n o d d . t u p t u o e h t f o 2 / . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n v t a d e r u s a e m o d d . 2 / h t i w d n a s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n v t a d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e o d d . 2 / . 5 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 6 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer a dditive p hase j itter input/output additive phase jitter at 155.52mhz = 0.03ps typical 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 1k 10k 100k 1m 10m 100m the spectral purity in a band at a specific offset from the funda- mental compared to the power of the fundamental is called the dbc phase noise. this value is normally expressed using a phase noise plot and is most often the specified plot in many applications. phase noise is defined as the ratio of the noise power present in a 1hz band at a specified offset from the fun- damental frequency to the power value of the fundamental. this ratio is expressed in decibels (dbm) or a ratio of the power in as with most timing specifications, phase noise measurements have issues. the primary issue relates to the limitations of the equipment. often the noise floor of the equipment is higher than the noise floor of the device. this is illustrated above. the de- the 1hz band to the power in the fundamental. when the re- quired offset is specified, the phase noise is called a dbc value, which simply means dbm at a specified offset from the funda- mental. by investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. it is mathematically possible to calculate an expected bit error rate given a phase noise plot. vice meets the noise floor of what is shown, but can actually be lower. the phase noise is dependant on the input source and measurement equipment. o ffset f rom c arrier f requency (h z ) ssb p hase n oise dbc/h z
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 7 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer p arameter m easurement i nformation scope qx lvcmos 3.3vc ore /1.8v o utput l oad ac t est c ircuit 2.40.125v v ddo -0.9v0.45v v dd 0.9v0.45v scope qx lvcmos 3.3vc ore /2.5v o utput l oad ac t est c ircuit 2.05v0.103v v ddo -1.25v5% v dd 1.25v5% 3.3vc ore /3.3v o utput l oad ac t est c ircuit scope qx lvcmos 1.65v5% -1.65v5% d ifferential i nput l evel o utput s kew p art - to -p art s kew v cmr cross points v pp gnd clk nclk v dd t sk(o) v ddo 2 v ddo 2 qy qx t sk(pp) v ddo 2 v ddo 2 qy qx pa rt 1 pa rt 2 v dd, v ddo gnd gnd gnd
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 8 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer p ropagation d elay q0, q1 o utput r ise /f all t ime clock outputs 20% 80% 80% 20% t r t f o utput d uty c ycle /p ulse w idth /p eriod t pd v ddo 2 clk nclk t period t pw t period odc = v ddo 2 x 100% t pw q0, q1
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 9 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer a pplication i nformation figure 1 shows how the differential input can be wired to accept single ended levels. the reference voltage v_ref = v dd /2 is generated by the bias resistors r1, r2 and c1. this bias circuit should be located as close as possible to the input pin. the ratio f igure 1. s ingle e nded s ignal d riving d ifferential i nput w iring the d ifferential i nput to a ccept s ingle e nded l evels of r1 and r2 might need to be adjusted to position the v_ref in the center of the input voltage swing. for example, if the input clock swing is only 2.5v and v dd = 3.3v, v_ref should be 1.25v and r2/r1 = 0.609. v_ref r1 1k c1 0.1u r2 1k single ended clock input clk nclk vdd o utputs : lvcmos o utput : all unused lvcmos output can be left floating. we recommend that there is no trace attached. r ecommendations for u nused o utput p ins
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 10 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer f igure 2c. h i p er c lock s clk/nclk i nput d riven by 3.3v lvpecl d river f igure 2b. h i p er c lock s clk/nclk i nput d riven by 3.3v lvpecl d river f igure 2d. h i p er c lock s clk/nclk i nput d riven by 3.3v lvds d river 3.3v r1 50 r3 50 zo = 50 ohm lvpecl zo = 50 ohm hiperclocks clk nclk 3.3v input r2 50 zo = 50 ohm input hiperclocks clk nclk 3.3v r3 125 r2 84 zo = 50 ohm 3.3v r4 125 lvpecl r1 84 3.3v d ifferential c lock i nput i nterface the clk /nclk accepts lvds, lvpecl, lvhstl, sstl, hcsl and other differential signals. both v swing and v oh must meet the v pp and v cmr input requirements. figures 2a to 2e show inter- face examples for the hiperclocks clk/nclk input driven by the most common driver types. the input interfaces suggested f igure 2a. h i p er c lock s clk/nclk i nput d riven by ics h i p er c lock s lvhstl d river here are examples only. please consult with the vendor of the driver component to confirm the driver termination requirements. for example in figure 2a, the input termination applies for ics hiperclocks lvhstl drivers. if you are using an lvhstl driver from another vendor, use their termination recommendation. 1.8v r2 50 input lvhstl driver ics hiperclocks r1 50 lvhstl 3.3v zo = 50 ohm zo = 50 ohm hiperclocks clk nclk f igure 2e. h i p er c lock s clk/nclk i nput d riven by 3.3v lvpecl d river with ac c ouple zo = 50 ohm r3 125 hiperclocks clk nclk 3.3v r5 100 - 200 3.3v r2 84 3.3v r6 100 - 200 input r5,r6 locate near the driver pin. zo = 50 ohm r1 84 r4 125 c2 lvpecl c1 zo = 50 ohm r1 100 3.3v lvds_driv er zo = 50 ohm receiv er clk nclk 3.3v
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 11 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer s chematic e xample figure 3 shows an application schematic example of ics83026i- 01. the ics83026i-01 clk/nclk input can directly accepts various types of differential signal. in this example, the input is driven by an lvds driver. the ics83026i-01 outputs are vddo r1 43 lvds vdd r4 100 vd d =3 .3v lvcmos zo = 50 ohm r3 1k c2 0.1u 3.3v zo = 50 ohm vddo= 3.3v, 2.5v or 1.8v zo = 50 ohm u1 ics83026i-01 1 2 3 4 8 7 6 5 vdd clk nclk oe vddo q0 q1 gnd lvcmos r2 43 c1 0.1u vdd zo = 50 ohm f igure 3. ics83026i-01 s chematic e xample lvcmos drivers. in this example, series termination approach is shown. additional termination approaches are shown in the lvcmos termination application note. t ransistor c ount the transistor count for ics83026i-0i is: 260 t able 5a. ja vs . a ir f low t able for 8 l ead soic ja by velocity (linear feet per minute) 0 200 500 single-layer pcb, jedec standard test boards 153.3c/w 128.5c/w 115.5c/w multi-layer pcb, jedec standard test boards 112.7c/w 103.3c/w 97.1c/w note: most modern pcb designs use multi-layered boards. the data in the second row pertains to most designs. r eliability i nformation t able 5b. ja vs . a ir f low t able for 8 l ead tssop ja by velocity (linear feet per minute) 0 200 500 multi-layer pcb, jedec standard test boards 101.7c/w 90.5c/w 89.8c/w
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 12 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 6a. p ackage d imensions reference document: jedec publication 95, ms-012 p ackage o utline - s uffix m for 8 l ead soic l o b m y s s r e t e m i l l i m m u m i n i mm u m i x a m n8 a5 3 . 15 7 . 1 1 a0 1 . 05 2 . 0 b3 3 . 01 5 . 0 c9 1 . 05 2 . 0 d0 8 . 40 0 . 5 e0 8 . 30 0 . 4 ec i s a b 7 2 . 1 h0 8 . 50 2 . 6 h5 2 . 00 5 . 0 l0 4 . 07 2 . 1 0 8 p ackage o utline - g s uffix for 8 l ead tssop t able 6b. p ackage d imensions reference document: jedec publication 95, mo-153 l o b m y s s r e t e m i l l i m m u m i n i mm u m i x a m n8 a- -0 2 . 1 1 a5 0 . 05 1 . 0 2 a0 8 . 05 0 . 1 b9 1 . 00 3 . 0 c9 0 . 00 2 . 0 d0 9 . 20 1 . 3 ec i s a b 0 4 . 6 1 e0 3 . 40 5 . 4 ec i s a b 5 6 . 0 l5 4 . 05 7 . 0 0 8 a a a- -0 1 . 0
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 13 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t able 7. o rdering i nformation while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems, incorpor ated (ics) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. no other circuits, patent s, or licenses are implied. this product is intended for use in normal commercial and industrial applications. any other applications such as those requiring high reliability or other extr aordinary environmental requirements are not recommended without additional processing by ics. ics reserves the right to change any circuitry or specifications without noti ce. ics does not authorize or warrant any ics product for use in life support devices or critical medical instruments. the aforementioned trademark, hiperclocks is a trademark of integrated circuit systems, inc. or its subsidiaries in the united states and/or other countries. r e b m u n r e d r o / t r a pg n i k r a me g a k c a pg n i g a k c a p g n i p p i h se r u t a r e p m e t 1 0 - i m b 6 2 0 3 8 s c i1 0 i b 6 2 0 3c i o s d a e l 8e b u tc 5 8 o t c 0 4 - t 1 0 - i m b 6 2 0 3 8 s c i1 0 i b 6 2 0 3c i o s d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - f l 1 0 - i m b 6 2 0 3 8 s c il 1 0 i b 6 2 0c i o s " e e r f - d a e l " d a e l 8e b u tc 5 8 o t c 0 4 - t f l 1 0 - i m b 6 2 0 3 8 s c il 1 0 i b 6 2 0c i o s " e e r f - d a e l " d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - 1 0 - i g b 6 2 0 3 8 s c i1 0 b 6 2p o s s t d a e l 8e b u tc 5 8 o t c 0 4 - t 1 0 - i g b 6 2 0 3 8 s c i1 0 b 6 2p o s s t d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - f l 1 0 - i g b 6 2 0 3 8 s c id b tp o s s t " e e r f - d a e l " d a e l 8e b u tc 5 8 o t c 0 4 - t f l 1 0 - i g b 6 2 0 3 8 s c id b tp o s s t " e e r f - d a e l " d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - . t n a i l p m o c s h o r e r a d n a n o i t a r u g i f n o c e e r f - b p e h t e r a r e b m u n t r a p e h t o t x i f f u s " f l " n a h t i w d e r e d r o e r a t a h t s t r a p : e t o n
83026bmi-01 www.icst.com/products/hiperclocks.html rev. a january 16, 2006 14 integrated circuit systems, inc. ics83026i-01 l ow s kew , 1- to -2 d ifferential - to -lvcmos/lvttl f anout b uffer t e e h s y r o t s i h n o i s i v e r v e re l b a te g a pe g n a h c f o n o i t p i r c s e de t a d a 7 t 1 3 1 1 2 1 3 1 . t n e m n g i s s a n i p o t e g a k c a p p o s s t d a e l 8 d e d d a l a m r e h t e g a k c a p o t p o s s t d a e l 8 d e d d a - s g n i t a r m u m i x a m e t u l o s b a . e c n a d e p m i . e l b a t n o i t a m r o f n i y t i l i b a i l e r p o s s t d a e l 8 d e d d a . s n o i s n e m i d e g a k c a p d n a e n i l t u o e g a k c a p p o s s t d a e l 8 d e d d a . n o i t a m r o f n i g n i r e d r o p o s s t d a e l 8 d e d d a - e l b a t n o i t a m r o f n i g n i r e d r o 4 0 / 5 2 / 6 a6 . t o l p n o s i x a x d e t c e r r o c - r e t t i j e s a h p e v i t i d d a 5 0 / 2 / 8 ac 3 t3 . l i i d n a h i i r o f s n o i t i d n o c t s e t d e t c e r r o c - s c i t s i r e t c a r a h c c d s o m c v l 5 0 / 2 1 / 8 a 7 t 1 9 3 1 t e l l u b e e r f - d a e l d e d d a - n o i t c e s s e r u t a e f d e d d a . s n i p t u p t u o d e s u n u r o f s n o i t a d n e m m o c e r . e t o n d n a , g n i k r a m , r e b m u n t r a p e e r f - d a e l d e d d a - e l b a t n o i t a m r o f n i g n i r e d r o 6 0 / 6 1 / 1

▲Up To Search▲

Price & Availability of 3026BI01

	To Download 3026BI01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .