Part Number Hot Search : 
HYS72D MAX8702 MMBT390 04020 T201117 CA139 PR2KT X55C18
Product Description
Full Text Search
 

To Download P40-G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  features formerly brand extremely high speed performance low impedance two tbu protectors in one small package very high bandwidth, ghz compatible simple, superior circuit protection rohs compliant*, ul recognized applications xdsl (adsl, vdsl, vdsl2) high data rate interface ic protection (lvds, hdmi, etc.) industrial sensors and controls general electronics tbu P40-G protectors *rohs directive 2002/95/ec jan 27 2003 including annex. speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. transient blocking units - tbu ? devices bourns ? model P40-G products are high speed bidirectional protection components, constructed using mosfet semicon- ductor technology, designed to protect against faults caused by short circuits, ac power cross, induction and lightning surges. the tbu? high speed protector, triggering as a function of the mosfet, blocks surges and provides an effective barrier behind which sensitive electronics are not exposed to large voltages or currents during surge events. the tbu? device is provided in a surface mount dfn package and meets industry standard requirements such as rohs and pb free solder re? ow pro? les. electrical characteristics (t amb = 25 c) the P40-G series tbu ? device is bidirectional; speci? cations are valid in both directions. symbol parameter min. typ. max. unit i op maximum current through the device that will not cause current blocking 240 ma i trigger typical current for the device to go from normal operating state to protected state 350 ma i out maximum current through the device 480 ma r tbu series resistance of the tbu ? device 3.6 4.2 r bal line-to line series resistance difference between two tbu ? devices 5 % t block maximum time for the device to go from normal operating state to protected state 0.2 s i quiescent current through the triggered tbu ? device with 40 vdc circuit voltage 0.7 ma v reset voltage below which the triggered tbu ? device will transition to normal oper- ating state 7 v absolute maximum ratings (t amb = 25 c) symbol parameter value unit v imp maximum protection voltage for impulse faults with rise time 1 sec 40 v v rms maximum protection voltage for continuous v rms faults 28 v t op operating temperature range -40 to +85 c t stg storage temperature range -65 to +150 c agency approval ul recognized component file # e315805. industry standards description model telcordia gr-1089 P40-G itu-t k.20, k.20e, k.21, k.21e, k.45 *rohs compliant
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. typical performance characteristics tbu P40-G protectors v-i characteristics time to block vs. fault current trigger current vs. temperature -i trigger v reset -v reset i trigger +v +i time to block vs. fault current 0.0000001 0.000001 0.00001 0.0001 0.001 0.01 0.1 1 0.1 1 10 100 1000 fault current ( a ) time to block (sec) 20 40 60 80 100 120 140 -40 -20 0 20 40 60 80 temperature (c) % of trigger current
tbu P40-G protectors speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. operational characteristics P40-G lightning protection 40 v the graph below demonstrates the operational characteristics of the tbu ? device. in the graph below the fault voltage, protected side voltage, and current is presented. P40-G load v1 line1 line2 test configuration diagram 1 s/div. 10 v/div. 400 ma/div. ch1 v1 ch3 current 1 3
pin 1 a b d c 4 6 5 3 1 2 ff j n n h m kk e top view side view bottom view j g g h speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu P40-G protectors product dimensions dimensions: mm (inches) dim. min. typ. max. a 3.90 (.154) 4.00 (.157) 4.10 (.161) b 3.90 (.154) 4.00 (.157) 4.10 (.161) c 0.80 (.031) 0.85 (.033) 0.90 (.035) d 0.000 (.000) 0.025 (.001) 0.050 (.002) e 2.55 (.100) 2.60 (.102) 2.65 (.104) f 0.20 (.008) 0.25 (.010) 0.30 (.012) g 0.75 (.030) 0.80 (.031) 0.85 (.033) h 1.40 (.055) 1.45 (.057) 1.50 (.059) j 0.10 (.004) 0.15 (.006) 0.20 (.008) k 0.25 (.010) 0.30 (.012) 0.35 (.014) m 0.55 (.022) 0.60 (.024) 0.65 (.026) n 0.20 (.008) 0.25 (.010) 0.30 (.012) recommended pad layout pad # apply 1 in1 2nc 3 out1 4 out2 5nc 6 in2 nc = solder to pcb; do not make electrical connection, do not connect to ground. pad designation tbu ? devices have matte-tin termination ? nish. suggested layout should use non-solder mask de? ne (nsmd). recommended stencil thickness is 0.10-0.12 mm (.004-.005 in.) with stencil opening size 0.025 mm (.0010 in.) less than the device pad size. as when heat sink- ing any power device, it is recommended that, wherever possible, extra pcb copper area is allowed. for minimum parasitic capacitance, do not allow any signal, ground or power signals beneath any of the pads of the device. thermal resistances symbol parameter value unit r th(j-a) junction to package pads (1 tbu of pair) 250 c/w r th(j-a) junction to package pads (2 tbus of equal power) 180 c/w block diagram 64 3 tbu? device 1 0.90 (.035) 0.30 +0.05/-0.00 (.012 +.002/-.000) 0.35 (.014) 1.45 (.057) 0.30 (.012) 2.60 (.102) thermal resistance using minimal pad size, where the power is the total power dissipated in the package. additional copper pad area to be used for additional heatsinking is also recommended.
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu P40-G protectors re ow pro le pro le feature pb-free assembly average ramp-up rate (tsmax to tp) 3 c/sec. max. preheat - temperature min. (tsmin) - temperature max. (tsmax) - time (tsmin to tsmax) 150 c 200 c 60-180 sec. time maintained above: - temperature (tl) - time (tl) 217 c 60-150 sec. peak/classi? cation temperature (tp) 260 c time within 5 c of actual peak temp. (tp) 20-40 sec. ramp-down rate 6 c/sec. max. time 25 c to peak temperature 8 min. max. typical part marking how to order p 40 - g 240 - wh form factor p = two tbu ? protectors in one device impulse voltage rating 40 = 40 v directional indication g = bidirectional iop indicator 240 = 240 ma marking number 04gc = P40-G240-wh manufacturer? trademark* pin 1 manufacturing date code* - 1st digit indicates the year? 6-month period. - 2nd digit indicates the week number in the 6-month period. - 3rd & 4th digits indicate specific lot for the week. 6-month period codes: a = jan-jun 2009 c = jan-jun 2010 e = jan-jun 2011 b = jul-dec 2009 d = jul-dec 2010 f = jul-dec 2011 example: arbc - 1st digit ??= jan-jun 2009 - 2nd digit ??= week 18; week of april 27 - 3rd & 4th digits ?c?= lot specific information *transition from fultec trademark and lot code to bourns trademark and date code in 2009.
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu P40-G protectors packaging speci cations (per eia468-b) b a d c n f g (measured at hub) user direction of feed k 0 b 0 p 2 d 1 center lines of cavity embossment t d p 0 top cover tape e w p a 0 dimensions: mm (inches) device a b c d g n min. max. min. max. min. max. min. max. ref. ref. P40-G240 326 (12.835) 330.25 (13.002) 1.5 (.059) 2.5 (.098) 12.8 (.504) 13.5 (.531) 20.2 (.795) - 12.4 (.488) 102 (4.016) device a 0 b 0 d d 1 e f min. max. min. max. min. max. min. max. min. max. min. max. P40-G240 4.2 (.165) 4.4 (.173) 4.2 (.165) 4.4 (.173) 1.5 (.059) 1.6 (.063) 1.5 (.059) - 1.65 (.065) 1.85 (.073) 5.45 (.216) 5.55 (.219) device k 0 p p 0 p 2 t w min. max. min. max. min. max. min. max. min. max. min. max. P40-G240 1.05 (.041) 1.25 (.049) 7.9 (.311) 8.1 (.319) 3.9 (.159) 4.1 (.161) 1.9 (.075) 2.1 (.083) 0.25 (.010) 0.35 (.014) 11.7 (.461) 12.3 (.484) quantity: 3000 pieces per reel
1 s/div. 400 v/div. 200 ma/div. ch1 v1 ch3 current 1 3 model P40-G series - high speed surge protectors reference application a cost-effective protection solution combines the bourns ? tbu ? protection device with a diode bridge on the driver side of the trans- former and bourns ? gdts on the line side. the diagram below illustrates a common con? guration of these components. the graph demonstrates the operational characteristics of the circuit. common con guration diagram - xdsl protection 5000 v lightning 2/10 sec, 500 a asia-paci c: tel: +886-2 2562-4117  fax: +886-2 2562-4116 europe: tel: +41-41 768 5555  fax: +41-41 768 5510 the americas: tel: +1-951 781-5500  fax: +1-951 781-5700 www.bourns.com rev. 03/10 copyright?008, bourns, inc. litho in u.s.a. e 12/08 fu0801 speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu P40-G protectors ch1 p40 v cc g5000as g5000as P40-G ch3


▲Up To Search▲   

 
Price & Availability of P40-G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X