![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
hm 65728b matra mhs rev. c (16/08/95) 1 description the hm 65728b is a high speed cmosstatic ram organized as 2048 8 bits. it is manufactured using mhs's high performance cmos technology. access times as fast as 25 ns are available with maximum power consumption of only 600 mw. the hm 65728b features fully static operation requiring no external clocks or timing strobes. the automatic power-down feature reduces the power consumption by 80 % when the circuit is deselected. easy memory expansion is provided by an active low chip select (cs ) and active low output enable (oe ) and three state drivers. all inputs and outputs of the hm 65728 are ttl compatible and operate from single 5v supply thus simplifying system design. the hm 65728b is 100 % processed following the test methods of mil std 883 and/or esa/scc 9000 making it ideally suitable for military/space applications that demand superior levels of performance and reliability. features fast access time commercial : 25/35/45/55 ns (max) military : 25/35/45/55 ns (max) low power consumption active : 550 mw (max) standby : 110 mw (max) wide temperature range : 55 c to + 125 c 300 and 600 mils width package ttl compatible inputs and outputs asynchronous capable of withstanding greater than 2000 v electrostatic discharge single 5 volt supply interface block diagram 2k 8 high speed cmos sram
hm 65728b matra mhs rev. c (16/08/95) 2 pin configuration ceramic 300 mils, 24 pins, dil plastic 300 & 600 mils, 24 pins, dil soic 300 mils, 24 pins pinout dil/soic 24 pins (top view) pinout lcc 32 pins (top view) lcc, 32 pins logic symbol pin names a0a10: address inputs cs : chip select i/o0i/o7 : input/output oe : output enable vcc : power w : write enable gnd : ground truth table cs oe w datain dataout mode h x x z z deselect l l h z valid read l h l valid z write l l l valid z write hm 65728b matra mhs rev. c (16/08/95) 3 electrical characteristics supply voltage to gnd potential : 0.5 v to +7.0 v . . . . . . . . . . . . . . . dc input voltage : 3.0 v to +7.0 v . . . . . . . . . . . . . . . . . . . . . . . . . . . dc output voltage in high z state : 0.5 v to +7.0 v . . . . . . . . . . . . . . storage temperature : 65 c to +150 c . . . . . . . . . . . . . . . . . . . . . . . . output current into outputs (low) : 20 ma . . . . . . . . . . . . . . . . . . . . . . . electro static discharge voltage > 2000 v . . . . . . . . . . . . . . . . . . . . . . (mil std 883 method 3015.2) operating range operating voltage operating temperature military ( 2) 5 v 10 % 55 c to + 125 c automotive a 5 v 10 % 40 c to + 125 c industrial ( 9) 5 v 10 % 40 c to + 85 c commercial ( 5) 5 v 10 % 0 c to + 70 c recommended dc operating conditions parameter description minimum typical maximum unit vcc supply voltage 4.5 5.0 5.5 v gnd ground 0.0 0.0 0.0 v vil input low voltage 0.3 0.0 0.8 v vih input high voltage 2.2 5.5 v capacitance parameter description minimum typical maximum unit cin (1) input capacitance 5 pf cout (1) output capacitance 7 pf note : 1. ta = 25 c, f = 1 mhz, vcc = 5.0 v, these parameters are not tested. dc parameters parameter description minimum typical maximum unit iix (2) input leakage current 10.0 10.0 m a ioz (3) output leakage current 10.0 10.0 m a ios (3) output short circuit current 300.0 ma vol (4) output low voltage 0.4 v voh (5) output high voltage 2.4 v note : 2. gnd < vin < vcc, gnd < vout < vcc output disabled. 3. vcc = max, vout = gnd, duration of the short circuit should not exceed 30 seconds. not more than 1 output should be shorted at one time. 4. vcc min, iol = 8.0 ma. 5. vcc min, ioh = -4.0 ma. hm 65728b matra mhs rev. c (16/08/95) 4 consumption for commercial (5) specification symbol parameter 65728b h5 65728b k5 65728b m5 65728b n5 unit value iccsb (6) standby supply current 20 20 20 30 ma max iccop (7) dynamic operating current 100 100 100 100 ma max consumption for military (2) automotive (a), industrial (9) specification symbol parameter 65728b h2/a/9 65728b k2/a/9 65728b m2/a/9 65728b n2/a/9 unit value iccsb (6) standby supply current 40 30 30 30 ma max iccop (7) dynamic operating current 120 120 120 120 ma max note : 6. cs vih, a pull-up resistor to vcc on the cs input is required to keep the device deselected during vcc power-up otherwise iccsb will exceed values above. 7. vcc max, output current = 0 ma, f = max, vin = vcc or gnd. ac parameters ac conditions input pulse levels : gnd to 3.0 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input rise : 5 ns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input timing reference levels : 1.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . output loading iol/ioh (see figure 1a and 1b) : +30 pf . . . . . . . . . . . ac test loads and waveforms figure 1 a figure 1 b figure 2 hm 65728b matra mhs rev. c (16/08/95) 5 write cycle : commercial (5) specification symbol parameter 65728b h5 65728b k5 65728b m5 65728b n5 unit value tavav write cycle time 25 35 45 55 ns min tavwl address setup time 0 0 0 0 ns min tavwh address valid to end of write 20 30 40 50 ns min tdvwh data setup time 15 15 20 25 ns min telwh cs low to write end 20 30 40 50 ns min twlqz(8) write low to high z 10 15 15 20 ns max twlwh write pulse width 20 20 20 30 ns min twhax address hold to end of write 2 2 2 2 ns min twhdx data hold time 0 0 0 5 ns min twhqx (8, 9) write high to low z 3 0 0 0 ns min tehax address hold end cs 3 3 3 3 ns min notes : 8. the data input set up and hold timing should be referenced to the rising edge of the signal that terminates the write. 9. at any given temperature and voltage condition, twhqx is less than twlqz for all devices. these parameters are sampled and not 100 % tested. write cycle : military (2) automotive (a) industrial (9) specification symbol parameter 65728b h2 65728b k2 65728b m2 65728b n2 unit value tavav write cycle time 25 35 45 55 ns min tavwl address setup time 0 0 0 0 ns min tavwh address valid to end of write 20 30 40 50 ns min tdvwh data setup time 15 15 20 25 ns min telwh cs low to write end 20 30 40 50 ns min twlqz(8) write low to high z 10 15 15 20 ns max twlwh write pulse width 20 20 25 30 ns min twhax address hold to end of write 2 2 2 2 ns min twhdx data hold time 5 5 5 5 ns min tehax address hold end cs 3 3 3 3 ns min hm 65728b matra mhs rev. c (16/08/95) 6 write cycle 1 (w controlled) write cycle 2 (cs controlled) hm 65728b matra mhs rev. c (16/08/95) 7 read cycle : commercial (5) specification symbol parameter 65728b h5 65728b k5 65728b m5 65728b n5 unit value tavav read cycle time 25 35 45 55 ns min tavqv address access time 25 35 45 55 ns max tavqx address valid to low z 5 5 5 5 ns min telqv chipselect access time 25 35 45 55 ns max telqx cs low to low z 5 5 5 5 ns min tehqz cs high to high z 12 15 20 20 ns max telic cs low to power up 0 0 0 0 ns min tehicl cs high to power down 15 20 25 25 ns max tglqv output enable access time 15 15 20 25 ns max tglqx oe low to low z 2 0 0 0 ns min tghqz oe high to high z 10 15 15 20 ns max read cycle : military (2) automotive (a) industrial (9) specification symbol parameter 65728b h2 65728b k2 65728b m2 65728b n2 unit value tavav read cycle time 25 35 45 55 ns min tavqv address access time 25 35 45 55 ns max tavqx address valid to low z 5 5 5 5 ns min telqv chipselect access time 25 35 45 55 ns max telqx cs low to low z 5 5 5 5 ns min tehqz cs high to high z 12 15 20 20 ns max telic cs low to power up 0 0 0 0 ns min tehicl cs high to power down 20 20 25 25 ns max tglqv output enable access time 15 15 20 25 ns max tglqx oe low to low z 0 0 0 0 ns min tghqz oe high to high z 12 15 15 20 ns max hm 65728b matra mhs rev. c (16/08/95) 8 read cycle nb 1 read cycle nb 2 ordering information 0 chip form 1 ceramic 24 pins 3 plastic 24 pins 300 mils 3e plastic 24 pins 600 mils 4 lcc 32 pins t soic 24 pins 300 mils h = 25 ns k = 35 ns m = 45 ns n = 55 ns 8 k 8 high speed static ram 2 : military 5 : commercial 6 : 100% 25 c probe 9 : industrial a : automotive /883 : mil std 883 class b or s db : dice military program r : tape & reel option rd : tape & reel/dry pack option d : dry pack option the information contained herein is subject to change without notice. no responsibility is assumed by matra mhs sa for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use. |
Price & Availability of HM3-65728BN-5
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |