View AT24C04A-10TI_2392269.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? write protect pin for hardware data protection ? utilizes different array protection compared to the at24c02/04/08 low-voltage and standard-voltage operation ? 5.0 (v cc = 4.5v to 5.5v) ? 2.7 (v cc = 2.7v to 5.5v) ? 2.5 (v cc = 2.5v to 5.5v) ? 1.8 (v cc = 1.8v to 5.5v) internally organized 256 x 8 (2k), 512 x 8 (4k) or 1024 x 8 (8k) 2-wire serial interface schmitt trigger, filtered inputs for noise supperssion bidirectional data transfer protocol 100 khz (1.8v, 2.5v, 2.7v) and 400 khz (5v) clock rate 8-byte page (2k), 16-byte page (4k, 8k) write modes partial page writes are allowed self-timed write cycle (10 ms max) high reliability ? endurance: one million write cycles ? data retention: 100 years ? esd protection: >3000v automotive grade and extended temperature devices available 8-lead jedec soic, 8-pin pdip, and 8-lead tssop packages description the at24c02a/04a/08a provides 2048/4096/8192 bits of serial electrically erasable and programmable read only memory (eeprom) organized as 256/512/1024 words of 8 bits each. the device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. the at24c02a/04a/08a is available in space saving 8-pin pdip, 8-lead jedec soic, and 8-lead tssop (at24c02a/04a) packages and is accessed via a 2-wire serial interface. in addition, the entire family is available in 5.0v (4.5v to 5.5v), 2.7v (2.7v to 5.5v), 2.5v (2.5v to 5.5v) and 1.8v (1.8v to 5.5v) versions. 2-wire serial eeprom 2k (256 x 8) 4k (512 x 8) 8k (1024 x 8) at24c02a at24c04a at24c08a rev. 0976c?04/01 pin configurations pin name function a0 - a2 address inputs sda serial data scl serial clock input wp write protect nc no connect 8-pin pdip 1 2 3 4 8 7 6 5 a0 a1 a2 gnd vcc wp scl sda 8-lead soic 1 2 3 4 8 7 6 5 a0 a1 a2 gnd vcc wp scl sda at24c02a/04a/ 08a 8-lead tssop 1 2 3 4 8 7 6 5 a0 a1 a2 gnd vcc wp scl sda
at24c02a/04a/08a 2 block diagram pin description serial clock (scl): the scl input is used to positive edge clock data into each eeprom device and negative edge clock data out of each device. serial data (sda): the sda pin is bidirectional for serial data transfer. this pin is open-drain driven and may be wire-ored with any number of other open-drain or open collector devices. device/page addresses (a2, a1, a0): the a2, a1 and a0 pins are device address inputs that are hard wired for the at24c02a. as many as eight 2k devices may be addressed on a single bus system (device addressing is discussed in detail under the device addressing section). the at24c04a uses the a2 and a1 inputs for hard wire addressing and a total of four 4k devices may be addressed on a single bus system. the a0 pin is a no con- nect. the at24c08a only uses the a2 input for hardwire addressing and a total of two 8k devices may be addressed on a single bus system. the a0 and a1 pins are no connects. write protect (wp): the at24c02a/04a/08a has a write protect pin that provides hardware data protection. the write protect pin allows normal read/write operations when connected to ground (gnd). when the write protect absolute maximum ratings* operating temperature.................................. -55 c to +125 c *notice: stresses beyond those listed under ? absolute maximum ratings ? may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature ..................................... -65 c to +150 c voltage on any pin with respect to ground .....................................-1.0v to +7.0v maximum operating voltage .......................................... 6.25v dc output current........................................................ 5.0 ma
at24c02a/04a/08a 3 pin is connected to v cc , the write protection feature is enabled and operates as shown in the following table. memory organization at24c02a, 2k serial eeprom: internally organized with 256 pages of 1-byte each, the 2k requires an 8 bit data word address for random word addressing. at24c04a, 4k serial eeprom: the 4k is internally organized with 256 pages of 2-bytes each. random word addressing requires a 9 bit data word address. at24c08a, 8k serial eeprom: the 8k is internally organized with 4 blocks of 256 pages of 4-bytes each. random word addressing requires a 10 bit data word address. note: 1. this parameter is characterized and is not 100% tested. note: 1. v il min and v ih max are reference only and are not tested. wp pin status part of the array protected 24c02a 24c04a 24c08a at v cc upper half (1k) array upper half (2k) array full (8k) array at gnd normal read/write operations pin capacitance applicable over recommended operating range from t a = 25 c, f = 1.0 mhz, v cc = +1.8v. symbol test condition max units conditions c i/o input/output capacitance (sda) 8 pf v i/o = 0v c in input capacitance (a 0 , a 1 , a 2 , scl) 6 pf v in = 0v dc characteristics applicable over recommended operating range from: t ai = -40 c to +85 c, v cc = +1.8v to +5.5v, t ac = 0 c to +70 c, v cc = +1.8v to +5.5v (unless otherwise noted). symbol parameter test condition min typ max units v cc1 supply voltage 1.8 5.5 v v cc2 supply voltage 2.5 5.5 v v cc3 supply voltage 2.7 5.5 v v cc4 supply voltage 4.5 5.5 v i cc supply current v cc = 5.0v read at 100 khz 0.4 1.0 ma i cc supply current v cc = 5.0v write at 100 khz 2.0 3.0 ma i sb1 standby current v cc = 1.8v v in = v cc or v ss 0.6 3.0 a i sb2 standby current v cc = 2.5v v in = v cc or v ss 1.4 4.0 a i sb3 standby current v cc = 2.7v v in = v cc or v ss 1.6 4.0 a i sb4 standby current v cc = 5.0v v in = v cc or v ss 8.0 18.0 a i li input leakage current v in = v cc or v ss 0.10 3.0 a i lo output leakage current v out = v cc or v ss 0.05 3.0 a v il input low level (1) -0.6 v cc x 0.3 v v ih input high level (1) v cc x 0.7 v cc + 0.5 v v ol2 output low level v cc = 3.0v i ol = 2.1 ma 0.4 v v ol1 output low level v cc = 1.8v i ol = 0.15 ma 0.2 v
at24c02a/04a/08a 4 note: 1. this parameter is characterized and is not 100% tested. device operation clock and data transitions: the sda pin is nor- mally pulled high with an external device. data on the sda pin may change only during scl low time periods (refer to data validity timing diagram). data changes during scl high periods will indicate a start or stop condition as defined below. start condition: a high-to-low transition of sda with scl high is a start condition which must precede any other command (refer to start and stop definition timing dia- gram). stop condition: a low-to-high transition of sda with scl high is a stop condition. after a read sequence, the stop command will place the eeprom in a standby power mode (refer to start and stop definition timing diagram). acknowledge: all addresses and data words are seri- ally transmitted to and from the eeprom in 8 bit words . the eeprom sends a zero to acknowledge that it has received each word. this happens during the ninth clock cycle. standby mode: the at24c02a/04a/08a features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the stop bit and the completion of any internal operations. memory reset: after an interruption in protocol, power loss or system reset, any 2-wire part can be reset by follow- ing these steps:(a) clock up to 9 cycles, (b) look for sda high in each cycle while scl is high and then (c) create a start condition as sda is high. ac characteristics applicable over recommended operating range from t a = -40 c to +85 c, v cc = +1.8v to +5.5v, cl = 1 ttl gate and 100 pf (unless otherwise noted). symbol parameter 2.7-, 2.5-, 1.8-volt 5.0-volt units min max min max f scl clock frequency, scl 100 400 khz t low clock pulse width low 4.7 1.2 s t high clock pulse width high 4.0 0.6 s t i noise suppression time (1) 100 50 ns t aa clock low to data out valid 0.1 4.5 0.1 0.9 s t buf time the bus must be free before a new transmission can start (1) 4.7 1.2 s t hd.sta start hold time 4.0 0.6 s t su.sta start set-up time 4.7 0.6 s t hd.dat data in hold time 0 0 s t su.dat data in set-up time 200 100 ns t r inputs rise time (1) 1.0 0.3 s t f inputs fall time (1) 300 300 ns t su.sto stop set-up time 4.7 0.6 s t dh data out hold time 100 50 ns t wr write cycle time 10 10 ms endurance (1) 5.0v, 25 c, page mode 1m 1m write cycles
at24c02a/04a/08a 5 bus timing (scl: serial clock, sda: serial data i/o) write cycle timing (scl: serial clock, sda: serial data i/o) note: 1. the write cycle time t wr is the time from a valid stop condition of a write sequence to the end of the interval clear/write cycle. scl sda 8th bit word n ack stop condition start condition t wr (1)
at24c02a/04a/08a 6 data validity start and stop definition output acknowledge
at24c02a/04a/08a 7 device addressing the 2k, 4k and 8k eeprom devices all require an 8 bit device address word following a start condition to enable the chip for a read or write operation (refer to figure 1). the device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. this is common to all the eeprom devices. the next 3 bits are the a2, a1 and a0 device address bits for the 2k eeprom. these 3 bits must compare to their corresponding hard-wired input pins. the 4k eeprom only uses the a2 and a1 device address bits with the third bit being a memory page address bit. the two device address bits must compare to their correspond- ing hard-wired input pins. the a0 pin is no connect. the 8k eeprom only uses the a2 device address bit with the next 2 bits being for memory page addressing. the a2 bit must compare to its corresponding hard-wired input pin. the a1 and a0 pins are no connect. the eighth bit of the device address is the read/write opera- tion select bit. a read operation is initiated if this bit is high and a write operation is initiated if this bit is low. upon a compare of the device address, the eeprom will output a zero. if a compare is not made, the chip will return to a standby state. write operations byte write: a write operation requires an 8 bit data word address following the device address word and acknowledgement. upon receipt of this address, the eeprom will again respond with a zero and then clock in the first 8 bit data word. following receipt of the 8 bit data word, the eeprom will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. at this time the eeprom enters an internally-timed write cycle, t wr , to the nonvolatile memory. all inputs are disabled during this write cycle and the eeprom will not respond until the write is complete (refer to figure 2). page write: the 2k eeprom is capable of an 8-byte page write, and the 4k and 8k devices are capable of 16- byte page writes. a page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. instead, after the eeprom acknowledges receipt of the first data word, the microcon- troller can transmit up to seven (2k) or fifteen (4k, 8k) more data words. the eeprom will respond with a zero after each data word received. the microcontroller must terminate the page write sequence with a stop condition (refer to figure 3). the data word address lower three (2k) or four (4k, 8k) bits are internally incremented following the receipt of each data word. the higher data word address bits are not incre- mented, retaining the memory page row location. when the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. if more than eight (2k) or sixteen (4k, 8k) data words are transmitted to the eeprom, the data word address will ? roll over ? and previous data will be overwrit- ten. acknowledge polling: once the internally-timed write cycle has started and the eeprom inputs are dis- abled, acknowledge polling can be initiated. this involves sending a start condition followed by the device address word. the read/write bit is representative of the operation desired. only if the internal write cycle has completed will the eeprom respond with a zero allowing the read or write sequence to continue. read operations read operations are initiated the same way as write opera- tions with the exception that the read/write select bit in the device address word is set to one. there are three read operations: current address read, random address read and sequential read. current address read: the internal data word address counter maintains the last address accessed dur- ing the last read or write operation, incremented by one. this address stays valid between operations as long as the chip power is maintained. the address ? roll over ? during read is from the last byte of the last memory page to the first byte of the first page. the address ? roll over ? during write is from the last byte of the current page to the first byte of the same page. once the device address with the read/write select bit set to one is clocked in and acknowledged by the eeprom, the current address data word is serially clocked out. the microcontroller does not respond with an input zero but does generate a following stop condition (refer to figure 4). random read: a random read requires a ? dummy ? byte write sequence to load in the data word address. once the device address word and data word address are clocked in and acknowledged by the eeprom, the microcontroller must generate another start condition. the microcontroller now initiates a current address read by sending a device address with the read/write select bit high. the eeprom acknowledges the device address and serially clocks out the data word. the microcontroller does not respond with a zero but does generate a following stop condition (refer to figure 5). sequential read: sequential reads are initiated by either a current address read or a random address read. after the microcontroller receives a data word, it responds
at24c02a/04a/08a 8 with an acknowledge. as long as the eeprom receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. when the memory address limit is reached, the data word address will ? roll over ? and the sequential read will con- tinue. the sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to figure 6). figure 1. device address figure 2. byte write figure 3. page write msb 2k lsb 1 a 2 a 0 a 1 r/w 4k 1 a 2 p0 a 1 r/w 0 0 0 0 0 0 1 1 1 8k 1 a 2 p0 p 1 r/w s t a r t m s b m s b l s b s t o p w r i t e sda line device address word address data l s b a c k a c k a c k r / w s t a r t m s b s t o p w r i t e sda line device address word address (n) data (n) data (n + 1) data (n + x) l s b a c k a c k a c k a c k a c k r / w
at24c02a/04a/08a 9 figure 4. current address read figure 5. random read figure 6. sequential read s t a r t r e a d m s b s t o p sda line device address data l s b a c k n o a c k r / w s t a r t s t a r t m s b s t o p w r i t e r e a d sda line device address dummy write word address n device address data n l s b a c k a c k a c k n o a c k r / w m s b l s b m s b l s b
at24c02a/04a/08a 10 at24c02a ordering information t wr (max) (ms) i cc (max) (a) i sb (max) (a) f max (khz) ordering code package operation range 10 3000 18 400 at24c02a-10pc at24c02an-10sc at24c02a-10tc 8p3 8s1 8t commercial (0 c to 70 c) 3000 18 400 at24c02a-10pi at24c02an-10si at24c02a-10ti 8p3 8s1 8t industrial (-40 c to 85 c) 10 1500 4 100 at24c02a-10pc-2.7 at24c02an-10sc-2.7 at24c02a-10tc-2.7 8p3 8s1 8t commercial (0 c to 70 c) 1500 4 100 at24c02a-10pi-2.7 at24c02an-10si-2.7 at24c02a-10ti-2.7 8p3 8s1 8t industrial (-40 c to 85 c) 10 1000 4 100 at24c02a-10pc-2.5 at24c02an-10sc-2.5 at24c02a-10tc-2.5 8p3 8s1 8t commercial (0 c to 70 c) 1000 4 100 at24c02a-10pi-2.5 at24c02an-10si-2.5 at24c02a-10ti-2.5 8p3 8s1 8t industrial (-40 c to 85 c) 10 800 3 100 at24c02a-10pc-1.8 at24c02an-10sc-1.8 at24c02a-10tc-1.8 8p3 8s1 8t commercial (0 c to 70 c) 800 3 100 at24c02a-10pi-1.8 at24c02an-10si-1.8 at24c02a-10ti-1.8 8p3 8s1 8t industrial (-40 c to 85 c) package type 8p3 8-pin, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline (jedec soic) 8t 8-lead, 0.170" wide, thin shrink small outline package (tssop) options blank standard operation (4.5v to 5.5v) -2.7 low voltage (2.7v to 5.5v) -2.5 low voltage (2.5v to 5.5v) -1.8 low voltage (1.8v to 5.5v)
at24c02a/04a/08a 11 at24c04a ordering information t wr (max) (ms) i cc (max) (a) i sb (max) (a) f max (khz) ordering code package operation range 10 3000 18 400 at24c04a-10pc at24c04an-10sc at24c04a-10tc 8p3 8s1 8t commercial (0 c to 70 c) 3000 18 400 at24c04a-10pi at24c04an-10si AT24C04A-10TI 8p3 8s1 8t industrial (-40 c to 85 c) 10 1500 4 100 at24c04a-10pc-2.7 at24c04an-10sc-2.7 at24c04a-10tc 8p3 8s1 8t commercial (0 c to 70 c) 1500 4 100 at24c04a-10pi-2.7 at24c04an-10si-2.7 AT24C04A-10TI-2.7 8p3 8s1 8t industrial (-40 c to 85 c) 10 1000 4 100 at24c04a-10pc-2.5 at24c04an-10sc-2.5 at24c04a-10tc-2.5 8p3 8s1 8t commercial (0 c to 70 c) 1000 4 100 at24c04a-10pi-2.5 at24c04an-10si-2.5 AT24C04A-10TI-2.5 8p3 8s1 8t industrial (-40 c to 85 c) 10 800 3 100 at24c04a-10pc-1.8 at24c04an-10sc-1.8 at24c04a-10tc-1.8 8p3 8s1 8t commercial (0 c to 70 c) 800 3 100 at24c04a-10pi-1.8 at24c04an-10si-1.8 AT24C04A-10TI-1.8 8p3 8s1 8t industrial (-40 c to 85 c) package type 8p3 8-pin, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline (jedec soic) 8t 8-lead, 0.170" wide, thin shrink small outline package (tssop) options blank standard operation (4.5v to 5.5v) -2.7 low voltage (2.7v to 5.5v) -2.5 low voltage (2.5v to 5.5v) -1.8 low voltage (1.8v to 5.5v)
at24c02a/04a/08a 12 at24c08a ordering information t wr (max) (ms) i cc (max) (a) i sb (max) (a) f max (khz) ordering code package operation range 10 3000 18 400 at24c08a-10pc at24c08an-10sc 8p3 8s1 commercial (0 c to 70 c) 3000 18 400 at24c08a-10pi at24c08an-10si 8p3 8s1 industrial (-40 c to 85 c) 10 1500 4 100 at24c08a-10pc-2.7 at24c08an-10sc-2.7 8p3 8s1 commercial (0 c to 70 c) 1500 4 100 at24c08a-10pi-2.7 at24c08an-10si-2.7 8p3 8s1 industrial (-40 c to 85 c) 10 1000 4 100 at24c08a-10pc-2.5 at24c08an-10sc-2.5 8p3 8s1 commercial (0 c to 70 c) 1000 4 100 at24c08a-10pi-2.5 at24c08an-10si-2.5 8p3 8s1 industrial (-40 c to 85 c) 10 800 3 100 at24c08a-10pc-1.8 at24c08an-10sc-1.8 8p3 8s1 commercial (0 c to 70 c) 800 3 100 at24c08a-10pi-1.8 at24c08an-10si-1.8 8p3 8s1 industrial (-40 c to 85 c) package type 8p3 8-pin, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline (jedec soic) options blank standard operation (4.5v to 5.5v) -2.7 low voltage (2.7v to 5.5v) -2.5 low voltage (2.5v to 5.5v) -1.8 low voltage (1.8v to 5.5v)
at24c02a/04a/08a 13 packaging information .400 (10.16) .355 (9.02) pin 1 .280 (7.11) .240 (6.10) .037 (.940) .027 (.690) .300 (7.62) ref .210 (5.33) max seating plane .100 (2.54) bsc .015 (.380) min .022 (.559) .014 (.356) .150 (3.81) .115 (2.92) .070 (1.78) .045 (1.14) .325 (8.26) .300 (7.62) 0 15 ref .430 (10.9) max .012 (.305) .008 (.203) . 013 ( . 330) n 1 .157 (3.99) .150 (3.81) .244 (6. 2 .228 (5. 7 .050 (1.27) bsc .196 (4.98) .189 (4.80) .068 (1.73) .053 (1.35) .010 (.254) .004 (.102) 0 8 ref .010 (.254) .007 (.203) 050 (1 27) *controlling dimension: millimeters 6.50 (.256) 6.25 (.246) 0.30 (.012) 0.19 (.008) .65 (.026) bsc 1.05 (.041) 0.80 (.033) 3.10 (.122) 4.5 (.177) 2.90 (.114) 4.3 (.169) 0.15 (.006) 0.05 (.002) 1.20 (.047) max 0.20 (.008) 0.75 (.030) 0.09 (.004) 0.45 (.018) 0 8 ref pin 1 8p3 , 8-pin, 0.300" wide, plastic dual inline package (pdip) dimensions in inches and (millimeters) jedec standard ms-001 ba 8s1 , 8-lead, 0.150" wide, plastic gull wing small outline (jedec soic) dimensions in inches and (millimeters) 8t, 8-lead, 0.170" wide, plastic thin small outline package (tssop) dimensions in millimeters and (inches)*
? atmel corporation 2001. atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company ? s standard war- ranty which is detailed in atmel ? s terms and conditions located on the company ? s website. the company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any tim e without notice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectu al prop- erty of atmel are granted by the company in connection with the sale of atmel products, expressly or by implication. atmel ? s products are not authorized for use as critical components in life support devices or systems. marks bearing ? and/or ? are registered trademarks and trademarks of atmel corporation. terms and product names in this document may be trademarks of others. atmel headquarters atmel operations corporate headquarters 2325 orchard parkway san jose, ca 95131 tel (408) 441-0311 fax (408) 487-2600 europe atmel u.k., ltd. coliseum business centre riverside way camberley, surrey gu15 3yl england tel (44) 1276-686677 fax (44) 1276-686697 asia atmel asia, ltd. room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon, hong kong tel (852) 27219778 fax (852) 27221369 japan atmel japan k.k. tonetsu shinkawa bldg., 9f 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel (81) 3-3523-3551 fax (81) 3-3523-7581 atmel colorado springs 1150 e. cheyenne mtn. blvd. colorado springs, co 80906 tel (719) 576-3300 fax (719) 540-1759 atmel rousset zone industrielle 13106 rousset cedex, france tel (33) 4 42 53 60 00 fax (33) 4 42 53 60 01 atmel smart card ics scottish enterprise technol- ogy park east kilbride, scotland g75 0qr tel (44) 1355-803-000 fax (44) 1355-242-743 atmel grenoble avenue de rochepleine bp 123 38521 saint-egreve cedex france tel (33) 4-7658-3000 fax (33) 4-7658-3480 fax-on-demand north america: 1-(800) 292-8635 international: 1-(408) 441-0732 e-mail literature@atmel.com web site http://www.atmel.com bbs 1-(408) 436-4309 printed on recycled paper. 0976c ? 04/01/xm

▲Up To Search▲

Price & Availability of AT24C04A-10TI

	To Download AT24C04A-10TI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .