View TMS320LC549-80_1536955.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 1 post office box 1443 ? houston, texas 772511443 advanced multibus architecture with three separate 16-bit data memory buses and one program memory bus 40-bit arithmetic logic unit (alu) including a 40-bit barrel shifter and two independent 40-bit accumulators 17- 17-bit parallel multiplier coupled to a 40-bit dedicated adder for non-pipelined single-cycle multiply/accumulate (mac) operation compare, select, and store unit (cssu) for the add/compare selection of the viterbi operator exponent encoder to compute an exponent value of a 40-bit accumulator value in a single cycle two address generators with eight auxiliary registers and two auxiliary register arithmetic units (araus) data bus with a bus holder feature address bus with a bus holder feature extended addressing mode for 8m 16-bit maximum addressable external program space 192k 16-bit maximum addressable memory space (64k words program, 64k words data, and 64k words i/o) on-chip rom with some configurable to program/data memory dual-access on-chip ram single-access on-chip ram single-instruction repeat and block-repeat operations for program code block-memory-move instructions for better program and data management instructions with a 32-bit long word operand instructions with two- or three-operand reads arithmetic instructions with parallel store and parallel load conditional store instructions fast return from interrupt on-chip peripherals software-programmable wait-state generator and programmable bank switching on-chip phase-locked loop (pll) clock generator with internal oscillator or external clock source time-division multiplexed (tdm) serial port buffered serial port (bsp) 8-bit parallel host-port interface (hpi) one 16-bit timer external-input/output (xio) off control to disable the external data bus, address bus and control signals power consumption control with idle1, idle2, and idle3 instructions with power-down modes clkout off control to disable clkout on-chip scan-based emulation logic, ieee std 1149.1 2 (jtag) boundary scan logic 15-ns single-cycle fixed-point instruction execution time (66 mips) for 3.3-v power supply 12.5-ns single-cycle fixed-point instruction execution time (80 mips) for 3.3-v power supply please be aware that an important notice concerning availability, standard warranty, and use in critical applications of texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. copyright ? 2000, texas instruments incorporated 2 ieee standard 1149.1-1990 standard-test-access port and boundary scan architecture. production data information is current as of publication date. products conform to specifications per the terms of texas instruments standard warranty. production processing does not necessarily include testing of all parameters.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 2 post office box 1443 ? houston, texas 772511443 table of contents description 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . pin assignments 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . signal descriptions 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . absolute maximum ratings 11 . . . . . . . . . . . . . . . . . . . . recommended operating conditions 11 . . . . . . . . . . . timing parameter symbology 12 . . . . . . . . . . . . . . . . . . electrical characteristics 13 . . . . . . . . . . . . . . . . . . . . . . divide-by-two/divide-by-four clock option 15 . . . . . . multiply-by-n clock option 17 . . . . . . . . . . . . . . . . . . . . . memory and parallel i/o interface timing 19 . . . . . . . . timing requirements for a memory read 20 . . . . . . . i/o timing variation: spice simulation 27 . . . . . . . . . . timing for externally generated wait states 30 . . . . . hold and holda timings 35 . . . . . . . . . . . . . . . . . . . . reset, bio, interrupt, and mp/mc timings 37 . . . . . . . serial port receive timing 41 . . . . . . . . . . . . . . . . . . . . . serial port transmit timing 42 . . . . . . . . . . . . . . . . . . . . buffered serial port receive timing 44 . . . . . . . . . . . . . buffered serial port transmit timing 45 . . . . . . . . . . . . serial-port receive timing in tdm mode 48 . . . . . . . . serial-port transmit timing in tdm mode 50 . . . . . . . . host-port interface timing 52 . . . . . . . . . . . . . . . . . . . . . mechanical data 59 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . description the tms320lc549 fixed-point, digital signal processor (dsp) (hereafter referred to as the '549) is based on an advanced modified harvard architecture that has one program memory bus and three data memory buses. the processor also provides an arithmetic logic unit (alu) that has a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. the '549 also utilizes a highly specialized instruction set, which is the basis of its operational flexibility and speed. separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. two reads and one write operation can be performed in a single cycle. instructions with parallel store and application-specific instructions can fully utilize this architecture. in addition, data can be transferred between data and program spaces. such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. in addition, the '549 includes the control mechanisms to manage interrupts, repeated operations, and function calls. this data sheet contains the pin layouts, signal descriptions, and electrical specifications for the tms320vc549 dsp. for additional information, see the tms320c54x, tms320lc54x, tms320vc54x fixed-point digital signal processors data sheet (literature number sprs039). the sprs039 is considered a family functional overview and should be used in conjunction with this data sheet.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 3 post office box 1443 ? houston, texas 772511443 cv hds1 a18 a17 v ss a16 d5 d4 d3 d2 d1 d0 rs x2 / clkin x1 hd3 clkout v ss hpiena cv dd v ss tms tck trst tdi tdo emu1 / off emu0 tout hd2 test1 clkmd3 clkmd2 clkmd1 v ss dv dd bdx1 bfsx1 v ss a22 v ss dv dd a10 hd7 a11 a12 a13 a14 a15 cv dd has v ss v ss cv dd hcs hr / w ready ps ds is r/w mstrb iostrb msc xf holda iaq hold bio mp / mc dv dd v ss bdr1 bfsr1 ss v 144 a21 cv 143 142 141 a8 140 a7 139 a6 138 a5 137 a4 136 hd6 135 a3 134 a2 133 a1 132 a0 131 dv 130 129 128 127 v 126 125 hd5 124 d15 123 d14 122 d13 121 hd4 120 d12 119 d11 118 117 d9 116 d8 115 d7 114 d6 113 112 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 ss v bclkr1 hcntl0 ss bclkr0 tclkr bfsr0 tfsr / tadd bdr0 hcntl1 tdr bclkx0 tclkx ss dd ss hd0 bdx0 tdx iack hbil nmi int0 int1 int2 int3 dd hd1 ss hrdy hint 111 v 110 a19 109 70 71 72 bclkx1 ss v d10 tfsx / tfrm ss a20 dv dd cv hds2 ss v v v dv v cv v dd dd dd dd ss pge package 23 (top view) bfsx0 a9 2 nc = no connection 3 dv dd is the power supply for the i/o pins while cv dd is the power supply for the core cpu, and v ss is the ground for both the i/o pins and the core cpu. the '549 signal descriptions table lists each terminal name, function, and operating mode(s) for the 144-pin thin quad flatpack (tqfp). the letter b in front of clkrn, fsrn, drn, clkxn, fsxn, and dxn pin names denotes buffered serial port (bsp), where n = 0 or 1 port. the letter t in front of clkr, fsr, dr, clkx, fsx, and dx pin names denotes time-division multiplexed (tdm) serial port.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 4 post office box 1443 ? houston, texas 772511443 ggu package ( bottom view ) a b d c e f h j l m k n g 1 2 3 4 5 6 7 8 10 12 11 13 9 the pin assignments table to follow lists each signal quadrant and bga ball pin number for the 144-pin bga package. the '549 signal descriptions table lists each terminal name, function, and operating mode(s) for the tms320lc549ggu.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 5 post office box 1443 ? houston, texas 772511443 pin assignments for the 144-pin bga package 2 signal quadrant 1 bga ball # signal quadrant 2 bga ball # signal quadrant 3 bga ball # signal quadrant 4 bga ball # v ss a1 bfsx1 n13 v ss n1 a19 a13 a22 b1 bdx1 m13 bclkr1 n2 a20 a12 v ss c2 dv dd l12 hcntl0 m3 v ss b11 dv dd c1 v ss l13 v ss n3 dv dd a11 a10 d4 clkmd1 k10 bclkr0 k4 d6 d10 hd7 d3 clkmd2 k11 tclkr l4 d7 c10 a11 d2 clkmd3 k12 bfsr0 m4 d8 b10 a12 d1 test1 k13 tfsr/tadd n4 d9 a10 a13 e4 hd2 j10 bdr0 k5 d10 d9 a14 e3 tout j11 hcntl1 l5 d11 c9 a15 e2 emu0 j12 tdr m5 d12 b9 cv dd e1 emu1/off j13 bclkx0 n5 hd4 a9 has f4 tdo h10 tclkx k6 d13 d8 v ss f3 tdi h11 v ss l6 d14 c8 v ss f2 trst h12 hint m6 d15 b8 cv dd f1 tck h13 cvdd n6 hd5 a8 hcs g2 tms g12 bfsx0 m7 cv dd b7 hr/w g1 v ss g13 tfsx/tfrm n7 v ss a7 ready g3 cv dd g11 hrdy l7 hds1 c7 ps g4 hpiena g10 dv dd k7 v ss d7 ds h1 v ss f13 v ss n8 hds2 a6 is h2 clkout f12 hd0 m8 dv dd b6 r/w h3 hd3 f11 bdx0 l8 a0 c6 mstrb h4 x1 f10 tdx k8 a1 d6 iostrb j1 x2/clkin e13 iack n9 a2 a5 msc j2 rs e12 hbil m9 a3 b5 xf j3 d0 e11 nmi l9 hd6 c5 holda j4 d1 e10 int0 k9 a4 d5 iaq k1 d2 d13 int1 n10 a5 a4 hold k2 d3 d12 int2 m10 a6 b4 bio k3 d4 d11 int3 l10 a7 c4 mp/mc l1 d5 c13 cv dd n11 a8 a3 dv dd l2 a16 c12 hd1 m11 a9 b3 v ss l3 v ss c11 v ss l11 cv dd c3 bdr1 m1 a17 b13 bclkx1 n12 a21 a2 bfsr1 m2 a18 b12 v ss m12 v ss b2 2 dv dd is the power supply for the i/o pins while cv dd is the power supply for the core cpu, and v ss is the ground for both the i/o pins and the core cpu.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 6 post office box 1443 ? houston, texas 772511443 signal descriptions terminal description name type 2 description data signals a22 (msb) a21 a20 a19 a18 a17 a16 a15 a14 a13 a12 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 (lsb) o/z parallel port address bus a22 (msb) through a0 (lsb). the sixteen lsbs (a15a0) are multiplexed to address external data/program memory or i/o. a15a0 are placed in the high-impedance state in the hold mode. a15a0 also go into the high-impedance state when emu1/off is low. the seven msbs (a22 to a16) are used for extended program memory addressing. the address bus have a feature called bus holder that eliminates passive components and the power dissipation associated with it. the bus holders keep the address bus at the previous logic level when the bus goes into a high-impedance state. the bus holders on the address bus are always enabled. d15 (msb) d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 (lsb) i/o/z parallel port data bus d15 (msb) through d0 (lsb). d15d0 are multiplexed to transfer data between the core cpu and external data/program memory or i/o devices. d15d0 are placed in the high-impedance state when not output or when rs or hold is asserted. d15d0 also go into the high-impedance state when emu1/off is low. the data bus has a feature called bus holder that eliminates passive components and the power dissipation associated with it. the bus holders keep the data bus at the previous logic level when the bus goes into a high-impedance state. these bus holders are enabled or disabled by the bh bit in the bank switching control register (bscr). initialization, interrupt and reset operations iack o/z interrupt acknowledge signal. iack indicates the receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by a150. iack also goes into the high-impedance state when emu1/off is low. int0 int1 int2 int3 i external user interrupt inputs. int0 int3 are prioritized and are maskable by the interrupt mask register and the interrupt mode bit. int0 int3 can be polled and reset by the interrupt flag register. 2 i = input, o = output, z = high impedance
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 7 post office box 1443 ? houston, texas 772511443 signal descriptions (continued) terminal description name description type 2 initialization, interrupt and reset operations (continued) nmi i nonmaskable interrupt. nmi is an external interrupt that cannot be masked by way of the intm or the imr. when nmi is activated, the processor traps to the appropriate vector location. rs i reset input. rs causes the dsp to terminate execution and forces the program counter to 0ff80h. when rs is brought to a high level, execution begins at location 0ff80h of the program memory. rs affects various registers and status bits. mp/mc i microprocessor/microcomputer mode-select pin. if active-low at reset (microcomputer mode), mp/mc causes the internal program rom to be mapped into the upper program memory space. in the microprocessor mode, off-chip memory and its corresponding addresses (instead of internal program rom) are accessed by the dsp. cnt i i/o level select. for 5-v operation, all input and output voltage levels are ttl-compatible when cnt is pulled down to a low level. for 3-v operation with cmos-compatible i/o interface levels, cnt is pulled to a high level. multiprocessing signals bio i branch control input. a branch can be conditionally executed when bio is active. if low, the processor executes the conditional instruction. the bio condition is sampled during the decode phase of the pipeline for the xc instruction, and all other instructions sample bio during the read phase of the pipeline. xf o/z external flag output (latched software-programmable signal). xf is set high by the ssbx xf instruction, set low by rsbx xf instruction or by loading the st1 status register. xf is used for signaling other processors in multiprocessor configurations or as a general-purpose output pin. xf goes into the high-impedance state when off is low, and is set high at reset. memory control signals ds ps is o/z data, program, and i/o space select signals. ds , ps , and is are always high unless driven low for communicating to a particular external space. active period corresponds to valid address information. placed into a high-impedance state in hold mode. ds , ps , and is also go into the high-impedance state when emu1/off is low. mstrb o/z memory strobe signal. mstrb is always high unless low-level asserted to indicate an external bus access to data or program memory. placed in high-impedance state in hold mode. mstrb also goes into the high-impedance state when off is low. ready i data-ready input. ready indicates that an external device is prepared for a bus transaction to be completed. if the device is not ready (ready is low), the processor waits one cycle and checks ready again. note that the processor performs ready-detection if at least two software wait states are programmed. the ready signal is not sampled until the completion of the software wait states. r/w o/z read/write signal. r/w indicates transfer direction during communication to an external device and is normally high (in read mode), unless asserted low when the dsp performs a write operation. placed in the high-impedance state in hold mode, r/w also goes into the high-impedance state when emu1/off is low. iostrb o/z i/o strobe signal. iostrb is always high unless low level asserted to indicate an external bus access to an i/o device. placed in high-impedance state in hold mode. iostrb also goes into the high-impedance state when emu1/off is low. hold i hold input. hold is asserted to request control of the address, data, and control lines. when acknowledged by the '54x, these lines go into high-impedance state. holda o/z hold acknowledge signal. holda indicates to the external circuitry that the processor is in a hold state and that the address, data, and control lines are in a high-impedance state, allowing them to be available to the external circuitry. holda also goes into the high-impedance state when emu1/off is low. msc o/z microstate complete signal. goes low on clkout falling at the start of the first software wait state. remains low until one clkout cycle before the last programmed software wait state. if connected to the ready line, msc forces one external wait state after the last internal wait state has been completed. msc also goes into the high-impedance state when em1/off is low. 2 i = input, o = output, z = high impedance
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 8 post office box 1443 ? houston, texas 772511443 signal descriptions (continued) terminal description name description type 2 memory control signals (continued) iaq o/z instruction acquisition signal. iaq is asserted (active low) when there is an instruction address on the address bus and goes into the high-impedance state when emu1/off is low. oscillator/timer signals clkout o/z master clock output signal. clkout cycles at the machine-cycle rate of the cpu. the internal machine cycle is bounded by the falling edges of this signal. clkout also goes into the high-impedance state when emu1/off is low. clkmd1 clkmd2 clkmd3 i clock mode external/internal input signals. clkmd1, clkmd2, and clkmd3 allow you to select and configure different clock modes, such as crystal, external clock, and various pll factors. refer to pll section for a detailed functional description of these pins. x2/clkin i input pin to internal oscillator from the crystal. if the internal (crystal) oscillator is not being used, a clock can become input to the device using this pin. the internal machine cycle time is determined by the clock operating-mode pins (clkmd1, clkmd2 and clkmd3). x1 o output pin from the internal oscillator for the crystal. if the internal oscillator is not used, x1 should be left unconnected. x1 does not go into the high-impedance state when emu1/off is low. tout o/z timer output. tout signals a pulse when the on-chip timer counts down past zero. the pulse is a clkout-cycle wide. tout also goes into the high-impedance state when emu1/off is low. buffered serial port 0 and buffered serial port 1 signals bclkr0 bclkr1 i receive clocks. external clock signal for clocking data from the data-receive (dr) pin into the buffered serial port receive shift registers (rsrs). must be present during buffered serial port transfers. if the buffered serial port is not being used, bclkr0 and bclkr1 can be sampled as an input by way of in0 bit of the spc register. bclkx0 bclkx1 i/o/z transmit clock. clock signal for clocking data from the serial port transmit shift register (xsr) to the data transmit (dx) pin. bclkx can be an input if mcm in the serial port control register is cleared to 0. it also can be driven by the device at 1/(clkdv + 1) where clkdv range is 031 clkout frequency when mcm is set to 1. if the buffered serial port is not used, bclkx can be sampled as an input by way of in1 of the spc register. bclkx0 and bclkx1 go into the high-impedance state when off is low. bdr0 bdr1 i buffered serial-data-receive input. serial data is received in the rsr by bdr0/bdr1. bdx0 bdx1 o/z buffered serial-port-transmit output. serial data is transmitted from the xsr by way of bdx. bdx0 and bdx1 are placed in the high-impedance state when not transmitting and when emu1/off is low. bfsr0 bfsr1 i frame synchronization pulse for receive input. the falling edge of the bfsr pulse initiates the data-receive process, beginning the clocking of the rsr. bfsx0 bfsx1 i/o/z frame synchronization pulse for transmit input/output. the falling edge of the bfsx pulse initiates the data-transmit process, beginning the clocking of the xsr. following reset, the default operating condition of bfsx is an input. bfsx0 and bfsx1 can be selected by software to be an output when txm in the serial control register is set to 1. this pin goes into the high-impedance state when emu1/off is low. serial port 0 and serial port 1 signals clkr0 clkr1 i receive clocks. external clock signal for clocking data from the data receive (dr) pin into the serial port receive shift register (rsr). must be present during serial port transfers. if the serial port is not being used, clkr0 and clkr1 can be sampled as an input via in0 bit of the spc register. clkx0 clkx1 i/o/z transmit clock. clock signal for clocking data from the serial port transmit shift register (xsr) to the data transmit (dx) pin. clkx can be an input if mcm in the serial port control register is cleared to 0. it also can be driven by the device at 1/4 clkout frequency when mcm is set to 1. if the serial port is not used, clkx can be sampled as an input via in1 of the spc register. clkx0 and clkx1 go into the high-impedance state when emu1/off is low. dr0 dr1 i serial-data-receive input. serial data is received in the rsr by dr. 2 i = input, o = output, z = high impedance
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 9 post office box 1443 ? houston, texas 772511443 signal descriptions (continued) terminal description name description type 2 serial port 0 and serial port 1 signals (continued) dx0 dx1 o/z serial port transmit output. serial data is transmitted from the xsr via dx. dx0 and dx1 are placed in the high-impedance state when not transmitting and when emu1/off is low. fsr0 fsr1 i frame synchronization pulse for receive input. the falling edge of the fsr pulse initiates the data-receive process, beginning the clocking of the rsr. fsx0 fsx1 i/o/z frame synchronization pulse for transmit input/output. the falling edge of the fsx pulse initiates the data transmit process, beginning the clocking of the xsr. following reset, the default operating condition of fsx is an input. fsx0 and fsx1 can be selected by software to be an output when txm in the serial control register is set to 1. this pin goes into the high-impedance state when emu1/off is low. tdm serial port signals tclkr i tdm receive clock input tdr i tdm serial data-receive input tfsr/tadd i/o tdm receive frame synchronization or tdm address tclkx i/o/z tdm transmit clock tdx o/z tdm serial data-transmit output tfsx/tfrm i/o/z tdm transmit frame synchronization host-port interface signals hd0hd7 i/o/z parallel bidirectional data bus. hd0hd7 are placed in the high-impedance state when not outputting data. the signals go into the high-impedance state when emu1/off is low. these pins each have bus holders similar to those on the address/data bus, but which are always enabled. hcntl0 hcntl1 i control inputs hbil i byte-identification input hcs i chip-select input hds1 hds2 i data strobe inputs has i address strobe input hr/w i read/write input hrdy o/z ready output. this signal goes into the high-impedance state when emu1/off is low. hint o/z interrupt output. when the dsp is in reset, this signal is driven high . the signal goes into the high-impedance state when emu1/off is low. hpiena i hpi module select input. this signal must be tied to a logic 1 state to have hpi selected. if this input is left open or connected to ground, the hpi module will not be selected, internal pullup for the hpi input pins are enabled, and the hpi data bus has keepers set. this input is provided with an internal pull-down resistor which is active only when rs is low. hpiena is sampled when rs goes high and ignored until rs goes low again. refer to the electrical characteristics section for the input current requirements for this pin. supply pins cv dd supply +v dd . cv dd is the dedicated power supply for the core cpu. dv dd supply +v dd . dv dd is the dedicated power supply for i/o pins. v ss supply ground. v ss is the dedicated power ground for the device. 2 i = input, o = output, z = high impedance
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 10 post office box 1443 ? houston, texas 772511443 signal descriptions (continued) terminal description name description type 2 ieee1149.1 test pins tck i ieee standard 1149.1 test clock. pin with internal pullup device. this is normally a free-running clock signal with a 50% duty cycle. the changes on the test-access port (tap) of input signals tms and tdi are clocked into the tap controller, instruction register, or selected test data register on the rising edge of tck. changes at the tap output signal (tdo) occur on the falling edge of tck. tdi i ieee standard 1149.1 test data input. pin with internal pullup device. tdi is clocked into the selected register (instruction or data) on a rising edge of tck. tdo o/z ieee standard 1149.1 test data output. the contents of the selected register (instruction or data) is shifted out of tdo on the falling edge of tck. tdo is in the high-impedance state except when the scanning of data is in progress. tdo also goes into the high-impedance state when emu1/off is low. tms i ieee standard 1149.1 test mode select. pin with internal pullup device. this serial control input is clocked into the tap controller on the rising edge of tck. trst i ieee standard 1149.1 test reset. trst , when high, gives the ieee standard 1149.1 scan system control of the operations of the device. if trst is not connected or driven low, the device operates in its functional mode, and the ieee standard 1149.1 signals are ignored. pin with internal pulldown device. emu0 i/o/z emulator interrupt 0 pin. when trst is driven low, emu0 must be high for the activation of the emu1/off condition. when trst is driven high, emu0 is used as an interrupt to or from the emulator system and is defined as input/output by way of ieee standard 1149.1 scan system. emu1/off i/o/z emulator interrupt 1 pin/disable all outputs. when trst is driven high, emu1/off is used as an interrupt to or from the emulator system and is defined as input/output by way of ieee standard 1149.1 scan system. when trst is driven low, emu1/off is configured as off . the emu1/off signal, when active low, puts all output drivers into the high-impedance state. note that off is used exclusively for testing and emulation purposes (not for multiprocessing applications). therefore, for the off condition, the following conditions apply: trst = low, emu0 = high emu1/off = low device test pin test1 i test1 reserved for internal use only. this pin must not be connected (nc). 2 i = input, o = output, z = high impedance
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 11 post office box 1443 ? houston, texas 772511443 absolute maximum ratings over specified temperature range (unless otherwise noted) 2 supply voltage, dv dd 3 0.3 v to 4.6 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input voltage range 0.3 v to 4.6 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . output voltage range 0.3 v to 4.6 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . operating case temperature range, t c 40 c to 100 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . storage temperature range, t stg 55 c to 150 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 stresses beyond those listed under aabsolute maximum ratingso may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated under arecommended operating conditi onso is not implied. exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 3 all voltage values are with respect to v ss . recommended operating conditions min nom max unit dv dd device supply voltage 3 3.3 3.6 v v ss supply voltage, gnd 0 v v ih high-level input voltage schmitt trigger inputs, dv dd = 3.3 0.3 v 2.5 dv dd + 0.3 v v ih high level in ut voltage all other inputs 2 dv dd + 0.3 v v il low-level input voltage 0.3 0.8 v i oh high-level output current 300 m a i ol low-level output current 1.5 ma t c operating case temperature 40 100 c the following pins have schmitt trigger inputs: rs , intn , nmi , x2/clkin, clkmdn, tck, has, hcs, hdsn, bclkrn, tclkr, bclkxn, and tclkx refer to figure 1 for 3.3-v device test load circuit values.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 12 post office box 1443 ? houston, texas 772511443 parameter measurement information timing parameter symbology timing parameter symbols used are created in accordance with jedec standard 100-a. to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows: lowercase subscripts and their meanings: letters and symbols and their meanings: a access time h high c cycle time (period) l low d delay time v valid dis disable time z high impedance en enable time f fall time h hold time r rise time su setup time t transition time v valid time w pulse duration (width) x unknown, changing, or don't care level signal transition reference points all timing references are made at a voltage of 1.5 volts, except rise and fall times which are referenced at the 10% and 90% points of the specified low and high logic levels, respectively. tester pin electronics v load i ol c t i oh output under test 50 w where: i ol = 1.5 ma (all outputs) i oh = 300 m a (all outputs) v load = 1.5 v c t = 40 pf typical load circuit capacitance. figure 1. 3.3-v test load circuit
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 13 post office box 1443 ? houston, texas 772511443 electrical characteristics and operating conditions electrical characteristics over recommended operating case temperature range (unless otherwise noted) parameter test conditions min typ 2 max unit v oh high-level output voltage 3 v dd = 3.3 0.3 v, i oh = max 2.4 v v ol low-level output voltage 3 i ol = max 0.4 v i iz input current in high a[22:0] v dd = max 150 250 m a i iz in ut current in high impedance all other pins v dd = max, v i = v ss to v dd 10 10 m a trst with internal pulldown 10 800 in p ut current hpiena with internal pulldown, rs = 0 10 400 i input current ( v i = v ss to v dd ) tms, tck, tdi, hpi || with internal pullups 400 10 a i i (v i = v ss to v dd ) input current d[15:0], hd[7:0] bus holders enabled, v dd = max 150 250 m a (v i = v ss to v dd ) x2/clkin oscillator enabled 40 40 all other input-only pins 10 10 i ddc supply current, core cpu v dd = 3.3 v, f x = 40 mhz, t c = 25 c 28 ? ma i ddp supply current, pins dv dd = 3.3 v, f x = 40 mhz, t c = 25 c 10.8 # ma i dd supply current, idle2 pll 1 mode, 40 mhz input 2 ma i dd su ly current, standby idle3 divide-by-two mode, clkin stopped 15 m a c i input capacitance 10 pf c o output capacitance 10 pf 2 all values are typical unless otherwise specified. 3 all input and output voltage levels except rs , int0 int3 , nmi , cnt, x2/clkin, clkmd0 clkmd3 are lvttl-compatible. clock mode: pll 1 with external source ? this value was obtained with 50% usage of mac and 50% usage of nop instructions. actual operating current varies with program b eing executed. # this value was obtained with single-cycle external writes, clkoff = 0 and load = 15 pf. for more details on how this calculatio n is performed, refer to the calculation of tms320c54x power dissipation application report (literature number spra164). || hpi input signals except for hpiena. v il(min) v i v il(max) or v ih(min) v i v ih(max)
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 14 post office box 1443 ? houston, texas 772511443 internal oscillator with external crystal the internal oscillator is enabled by selecting the appropriate clock mode at reset (this is device-dependent see pll section) and connecting a crystal or ceramic resonator across x1 and x2/clkin. the cpu clock frequency is one-half the crystal's oscillation frequency following reset. after reset, the clock mode of the devices with the software pll can also be changed to divide-by-four. since the internal oscillator can be used as a clock source to the pll, the crystal oscillation frequency can be multiplied to generate the cpu clock if desired. the crystal should be in fundamental mode operation and parallel resonant with an effective series resistance of 30ohms and power dissipation of 1 mw. the connection of the required circuit, consisting of the crystal and two load capacitors, is shown in figure 2. the load capacitors, c 1 and c 2 , should be chosen such that the equation below is satisfied. c l in the equation is the load specified for the crystal. c l c 1 c 2 ( c 1 c 2 ) recommended operating conditions (see figure 2) '549-66 '549-80 unit min nom max min nom max unit f x input clock frequency 10 2 20 3 10 2 20 3 mhz 2 this device utilizes a fully static design and therefore can operate with t c(ci) approaching . the device is characterized at frequencies approaching 0 hz. 3 it is recommended that the pll clocking option be used for maximum frequency operation. x1 x2/clkin c1 c2 crystal figure 2. internal divide-by-two clock option with external crystal
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 15 post office box 1443 ? houston, texas 772511443 divide-by-two/divide-by-four clock option pll disabled the frequency of the reference clock provided at the x2/clkin pin can be divided by a factor of two or four to generate the internal machine cycle. the selection of the clock mode is described in the clock generator section. when an external clock source is used, the frequency injected must conform to specifications listed in the timing requirements table. switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see figure 2 and figure 3, and the recommended operating conditions table) parameter '549-66 '549-80 unit parameter min typ max min typ max unit t c(co) cycle time, clkout 15 3 2t c(ci) 2 12.5 3 2t c(ci) 2 ns t d(cih-co) delay time, x2/clkin high to clkout high/low 3 6 10 3 6 10 ns t f(co) fall time, clkout 2 2 2 ns t r(co) rise time, clkout 2 2 2 ns t w(col) pulse duration, clkout low 2 h4 h2 h h3 h1 h ns t w(coh) pulse duration, clkout high 2 h4 h2 h h3 h1 h ns 2 this device utilizes a fully static design and therefore can operate with t c(ci) approaching . the device is characterized at frequencies approaching 0 hz. 3 it is recommended that the pll clocking option be used for maximum frequency operation.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 16 post office box 1443 ? houston, texas 772511443 divide-by-two/divide-by-four clock option pll disabled (continued) timing requirements (see figure 3) '549-66 '549-80 unit min max min max unit t c(ci) cycle time, x2/clkin 20 3 2 20 3 2 ns t f(ci) fall time, x2/clkin 8 8 ns t r(ci) rise time, x2/clkin 8 8 ns t w(cil) pulse duration, x2/clkin low 5 2 5 2 ns t w(cih) pulse duration, x2/clkin high 5 2 5 2 ns 2 this device utilizes a fully static design and therefore can operate with t c(ci) approaching . the device is characterized at frequencies approaching 0 hz. 3 it is recommended that the pll clocking option be used for maximum frequency operation. t r(co) t f(co) clkout x2/clkin t w(col) t d(cih-co) t f(ci) t r(ci) t c(co) t c(ci) t w(coh) t w(cil) t w(cih) figure 3. external divide-by-two clock timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 17 post office box 1443 ? houston, texas 772511443 multiply-by-n clock option pll enabled the frequency of the reference clock provided at the x2/clkin pin can be multiplied by a factor of n to generate the internal machine cycle. the selection of the clock mode and the value of n is described in the clock generator section. when an external clock source is used, the frequency injected must conform to specifications listed in the timing requirements table. switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see figure 2 and figure 4, and the recommended operating conditions table) parameter '549-66 '549-80 unit parameter min typ max min typ max unit t c(co) cycle time, clkout 15 t c(ci)/n 12.5 t c(ci)/n ns t d(cih-co) delay time, x2/clkin high/low to clkout high/low 3 6 10 3 6 10 ns t f(co) fall time, clkout 2 2 ns t r(co) rise time, clkout 2 2 ns t w(col) pulse duration, clkout low h4 h2 h h3 h1 h ns t w(coh) pulse duration, clkout high h4 h2 h h3 h1 h ns t p transitory phase, pll lock-up time 50 29 s
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 18 post office box 1443 ? houston, texas 772511443 multiply-by-n clock option pll enabled (continued) timing requirements (see figure 4) '549-66 '549-80 unit min max min max unit integer pll multiplier n (n = 115) 20 2 200 20 2 200 t c(ci) cycle time, x2/clkin pll multiplier n = x.5 20 2 100 20 2 100 ns t c(ci) cycle time , x2/clkin pll multiplier n = x.25, x.75 20 2 50 20 2 50 ns t f(ci) fall time, x2/clkin 8 8 ns t r(ci) rise time, x2/clkin 8 8 ns t w(cil) pulse duration, x2/clkin low 5 5 ns t w(cih) pulse duration, x2/clkin high 5 5 ns 2 note that for all values of t c(ci) , the minimum t c(co) period must not be exceeded. t c(co) t c(ci) t w(coh) t f(co) t r(co) t f(ci) x2/clkin clkout t d(cih-co) t w(col) t r(ci) tp unstable t w(cih) t w(cil) figure 4. external multiply-by-one clock timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 19 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing switching characteristics over recommended operating conditions for a memory read (mstrb = 0) 23 (see figure 5) parameter '549-66 '549-80 unit parameter min max min max unit t d(clkl-a) delay time, address valid from clkout low 1 6 1 6 ns t d(clkh-a) delay time, address valid from clkout high (transition) ? 1 5 1 5 ns t d(clkl-msl) delay time, mstrb low from clkout low 1 5 1 5 ns t d(clkl-msh) delay time, mstrb high from clkout low 1 6 1 6 ns t h(clkl-a)r hold time, address valid after clkout low 1 6 1 6 ns t h(clkh-a)r hold time, address valid after clkout high ? 1 5 1 5 ns 2 address, ps , and ds timings are all included in timings referenced as address. 3 see table 1, table 2, and table 3 for address bus timing variation with load capacitance. in the case of a memory read preceded by a memory read ? in the case of a memory read preceded by a memory write
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 20 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) timing requirements for a memory read (mstrb = 0) [h = 0.5 t c(co) ] 23 (see figure 5) '549-66 '549-80 unit min max min max unit t a(a)m access time, read data access from address valid 2h10 2h10 ns t a(mstrbl) access time, read data access from mstrb low 2h10 2h10 ns t su(d)r setup time, read data before clkout low 5 5 ns t h(d)r hold time, read data after clkout low 0 0 ns t h(a-d)r hold time, read data after address invalid 0 0 ns t h(d)mstrbh hold time, read data after mstrb high 0 0 ns 2 address, ps , and ds timings are all included in timings referenced as address. 3 see table 1, table 2, and table 3 for address bus timing variation with load capacitance.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 21 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) ps , ds r/w mstrb d[15:0] a[15:0] clkout t h(d)r t h(clkl-a)r t d(clkl-msh) t d(clkl-a) t d(clkl-msl) t su(d)r t a(a)m t a(mstrbl) t h(a-d)r t h(d)mstrbh figure 5. memory read (mstrb = 0)
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 22 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) switching characteristics over recommended operating conditions for a memory write (mstrb = 0) [h = 0.5 t c(co) ] 23 (see figure 6) parameter '549-66 '549-80 unit parameter min max min max unit t d(clkh-a) delay time, address valid from clkout high 1 5 1 5 ns t d(clkl-a) delay time, address valid from clkout low ? 1 6 1 6 ns t d(clkl-msl) delay time, mstrb low from clkout low 1 5 1 5 ns t d(clkl-d)w delay time, data valid from clkout low 0 8 0 8 ns t d(clkl-msh) delay time, mstrb high from clkout low 1 6 1 6 ns t d(clkh-rwl) delay time, r/w low from clkout high 1 5 0 5 ns t d(clkh-rwh) delay time, r/w high from clkout high 1 5 1 5 ns t d(rwl-mstrbl) delay time, mstrb low after r/w low h 2 h + 3 h 2 h + 3 ns t h(a)w hold time, address valid after clkout high 1 5 1 5 ns t h(d)msh hold time, write data valid after mstrb high h5 h+5 ? h4 h+4 ? ns t w(sl)ms pulse duration, mstrb low 2h5 2h 5 ns t su(a)w setup time, address valid before mstrb low 2h5 2h 5 ns t su(d)msh setup time, write data valid before mstrb high 2h10 2h+8 2h 7 2h +7 ? ns 2 address, ps , and ds timings are all included in timings referenced as address. 3 see table 1, table 2, and table 3 for address bus timing variation with load capacitance. in the case of a memory write preceded by a memory write. ? in the case of a memory write preceded by an i/o cycle.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 23 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) ps , ds r/w mstrb d[15:0] a[15:0] clkout t d(clkh-rwh) t h(a)w t d(clkl-msh) t su(d)msh t d(clkl-d)w t w(sl)ms t su(a)w t d(clkl-msl) t h(d)msh t d(clkl-a) t d(clkh-rwl) t d(rwl-mstrbl) t d(clkh-a) figure 6. memory write (mstrb = 0)
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 24 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) switching characteristics over recommended operating conditions for a parallel i/o port read (iostrb = 0) 23 (see figure 7) parameter '549-66 '549-80 unit parameter min max min max unit t d(clkl-a) delay time, address valid from clkout low 1 6 1 6 ns t d(clkh-istrbl) delay time, iostrb low from clkout high 0 5 0 5 ns t d(clkh-istrbh) delay time, iostrb high from clkout high 1 6 1 6 ns t h(a)ior hold time, address after clkout low 1 6 1 6 ns 2 address and is timings are included in timings referenced as address. 3 see table 1, table 2, and table 3 for address bus timing variation with load capacitance.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 25 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) timing requirements for a parallel i/o port read (iostrb = 0) [h = 0.5 t c(co) ] 23 (see figure 7) '549-66 '549-80 unit min max min max unit t a(a)io access time, read data access from address valid 3h10 3h10 ns t a(istrbl)io access time, read data access from iostrb low 2h10 2h9 ns t su(d)ior setup time, read data before clkout high 5 4 ns t h(d)ior hold time, read data after clkout high 0 0 ns t h(istrbh-d)r hold time, read data after iostrb high 0 0 ns 2 address and is timings are included in timings referenced as address. 3 see table 1, table 2, and table 3 for address bus timing variation with load capacitance. is r/w iostrb d[15:0] a[15:0] clkout t h(a)ior t d(clkh-istrbh) t h(d)ior t su(d)ior t a(a)io t d(clkh-istrbl) t d(clkl-a) t a(istrbl)io t h(istrbh-d)r figure 7. parallel i/o port read (iostrb = 0)
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 26 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) switching characteristics over recommended operating conditions for a parallel i/o port write (iostrb = 0) [h = 0.5 t c(co) ] (see figure 8) 2 parameter '549-66 '549-80 unit parameter min max min max unit t d(clkl-a) delay time, address valid from clkout low 3 1 6 1 6 ns t d(clkh-istrbl) delay time, iostrb low from clkout high 0 5 0 5 ns t d(clkh-d)iow delay time, write data valid from clkout high h5 h+8 h5 h+8 ns t d(clkh-istrbh) delay time, iostrb high from clkout high 1 6 1 6 ns t d(clkl-rwl) delay time, r/w low from clkout low 0 5 0 5 ns t d(clkl-rwh) delay time, r/w high from clkout low 0 6 0 6 ns t h(a)iow hold time, address valid from clkout low 3 1 6 1 6 ns t h(d)iow hold time, write data after iostrb high h5 h+5 h4 h+4 ns t su(d)iostrbh setup time, write data before iostrb high h5 h h5 h+1 ns t su(a)iostrbl setup time, address valid before iostrb low h5 h+5 h5 h+5 ns 2 see table 1, table 2, and table 3 for address bus timing variation with load capacitance. 3 address and is timings are included in timings referenced as address.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 27 post office box 1443 ? houston, texas 772511443 memory and parallel i/o interface timing (continued) is r/w iostrb d[15:0] a[15:0] clkout t d(clkh-istrbh) t h(a)iow t h(d)iow t d(clkh-d)iow t d(clkh-istrbl) t d(clkl-a) t d(clkl-rwl) t d(clkl-rwh) t su(a)iostrbl t su(d)iostrbh figure 8. parallel i/o port write (iostrb = 0) i/o timing variation with load capacitance: spice simulation results 90% 10% condition: temperature capacitance voltage model : 125 c : 0 100pf : 2.7 / 3.0 / 3.3 v : weak / nominal / strong figure 9. rise and fall time diagram
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 28 post office box 1443 ? houston, texas 772511443 i/o timing variation with load capacitance: spice simulation results (continued) table 1. timing variation with load capacitance: [2.7 v] 10% 90% weak nominal strong rise fall rise fall rise fall 0 pf 0.476 ns 0.457 ns 0.429 ns 0.391 ns 0.382 ns 0.323 ns 10 pf 1.511 ns 1.278 ns 1.386 ns 1.148 ns 1.215 ns 1.049 ns 20 pf 2.551 ns 2.133 ns 2.350 ns 1.956 ns 2.074 ns 1.779 ns 30 pf 3.614 ns 3.011 ns 3.327 ns 2.762 ns 2.929 ns 2.512 ns 40 pf 4.664 ns 3.899 ns 4.394 ns 3.566 ns 3.798 ns 3.264 ns 50 pf 5.752 ns 4.786 ns 5.273 ns 4.395 ns 4.655 ns 4.010 ns 60 pf 6.789 ns 5.656 ns 6.273 ns 5.206 ns 5.515 ns 4.750 ns 70 pf 7.817 ns 6.598 ns 7.241 ns 6.000 ns 6.442 ns 5.487 ns 80 pf 8.897 ns 7.531 ns 8.278 ns 6.928 ns 7.262 ns 6.317 ns 90 pf 10.021 ns 8.332 ns 9.152 ns 7.735 ns 8.130 ns 7.066 ns 100 pf 11.072 ns 9.299 ns 10.208 ns 8.537 ns 8.997 ns 7.754 ns table 2. timing variation with load capacitance: [3 v] 10% 90% weak nominal strong rise fall rise fall rise fall 0 pf 0.436 ns 0.387 ns 0.398 ns 0.350 ns 0.345 ns 0.290 ns 10 pf 1.349 ns 1.185 ns 1.240 ns 1.064 ns 1.092 ns 0.964 ns 20 pf 2.273 ns 1.966 ns 2.098 ns 1.794 ns 1.861 ns 1.634 ns 30 pf 3.226 ns 2.765 ns 2.974 ns 2.539 ns 2.637 ns 2.324 ns 40 pf 4.168 ns 3.573 ns 3.849 ns 3.292 ns 3.406 ns 3.013 ns 50 pf 5.110 ns 4.377 ns 4.732 ns 4.052 ns 4.194 ns 3.710 ns 60 pf 6.033 ns 5.230 ns 5.660 ns 4.811 ns 5.005 ns 4.401 ns 70 pf 7.077 ns 5.997 ns 6.524 ns 5.601 ns 5.746 ns 5.117 ns 80 pf 8.020 ns 6.899 ns 7.416 ns 6.336 ns 6.559 ns 5.861 ns 90 pf 8.917 ns 7.709 ns 8.218 ns 7.124 ns 7.323 ns 6.498 ns 100 pf 9.885 ns 8.541 ns 9.141 ns 7.830 ns 8.101 ns 7.238 ns
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 29 post office box 1443 ? houston, texas 772511443 i/o timing variation with load capacitance: spice simulation results (continued) table 3. timing variation with load capacitance: [3.3 v] 10% 90% [3 v] 10% 90% weak nominal strong rise fall rise fall rise fall 0 pf 0.404 ns 0.361 ns 0.371 ns 0.310 ns 0.321 ns 0.284 ns 10 pf 1.227 ns 1.081 ns 1.133 ns 1.001 ns 1.000 ns 0.892 ns 20 pf 2.070 ns 1.822 ns 1.915 ns 1.675 ns 1.704 ns 1.530 ns 30 pf 2.931 ns 2.567 ns 2.719 ns 2.367 ns 2.414 ns 2.169 ns 40 pf 3.777 ns 3.322 ns 3.515 ns 3.072 ns 3.120 ns 2.823 ns 50 pf 4.646 ns 4.091 ns 4.319 ns 3.779 ns 3.842 ns 3.466 ns 60 pf 5.487 ns 4.859 ns 5.145 ns 4.503 ns 4.571 ns 4.142 ns 70 pf 6.405 ns 5.608 ns 5.980 ns 5.234 ns 5.301 ns 4.767 ns 80 pf 7.284 ns 6.463 ns 6.723 ns 5.873 ns 5.941 ns 5.446 ns 90 pf 8.159 ns 7.097 ns 7.560 ns 6.692 ns 6.740 ns 6.146 ns 100 pf 8.994 ns 7.935 ns 8.300 ns 7.307 ns 7.431 ns 6.822 ns
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 30 post office box 1443 ? houston, texas 772511443 ready timing for externally generated wait states timing requirements for externally generated wait states [h = 0.5 t c(co) ] 2 (see figure 10, figure 11, figure 12, and figure 13) '549-66 '549-80 unit min max min max unit t su(rdy) setup time, ready before clkout low 7 6 ns t h(rdy) hold time, ready after clkout low 0 0 ns t v(rdy)mstrb valid time, ready after mstrb low 3 4h10 4h 10 ns t h(rdy)mstrb hold time, ready after mstrb low 3 4h 4h ns t v(rdy)iostrb valid time, ready after iostrb low 3 5h10 5h 10 ns t h(rdy)iostrb hold time, ready after iostrb low 3 5h 5h ns t v(mscl) valid time, msc low after clkout low 0 5 0 5 ns t v(msch) valid time, msc high after clkout low 0 6 0 6 ns 2 the hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. to generate wa it states by ready, at least two software wait states must be programmed. ready is not sampled until the completion of the internal software wait states. 3 these timings are included for reference only. the critical timings for ready are those referenced to clkout.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 31 post office box 1443 ? houston, texas 772511443 ready timing for externally generated wait states (continued) msc mstrb ready a[15:0] clkout t v(msch) t v(mscl) t h(rdy) t h(rdy)mstrb t v(rdy)mstrb wait state generated by ready wait states generated internally t su(rdy) figure 10. memory read with externally generated wait states
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 32 post office box 1443 ? houston, texas 772511443 ready timing for externally generated wait states (continued) msc mstrb ready d[15:0] a[15:0] clkout t v(msch) t h(rdy) wait state generated by ready wait states generated internally t h(rdy)mstrb t v(rdy)mstrb t v(mscl) t su(rdy) figure 11. memory write with externally generated wait states
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 33 post office box 1443 ? houston, texas 772511443 ready timing for externally generated wait states (continued) msc iostrb ready a[15:0] clkout t v(msch) t h(rdy) wait state generated by ready wait states generated internally t v(rdy)iostrb t v(mscl) t h(rdy)iostrb t su(rdy) figure 12. i/o read with externally generated wait states
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 34 post office box 1443 ? houston, texas 772511443 ready timing for externally generated wait states (continued) iostrb msc ready d[15:0] a[15:0] clkout t h(rdy) wait state generated by ready wait states generated internally t v(rdy)iostrb t v(msch) t v(mscl) t h(rdy)iostrb t su(rdy) figure 13. i/o write with externally generated wait states
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 35 post office box 1443 ? houston, texas 772511443 hold and holda timings switching characteristics over recommended operating conditions for memory control signals and holda [h = 0.5 t c(co) ] (see figure 14) parameter '549-66 '549-80 unit parameter min max min max unit t dis(clkl-a) disable time, clkout low to address, ps , ds , is high impedance 5 5 ns t dis(clkl-rw) disable time, clkout low to r/w high impedance 5 5 ns t dis(clkl-s) disable time, clkout low to mstrb , iostrb high impedance 5 5 ns t en(clkl-a) enable time, clkout low to address, ps , ds , is 2h + 5 2h+5 ns t en(clkl-rw) enable time, clkout low to r/w enabled 2h + 5 2h+5 ns t en(clkl-s) enable time, clkout low to mstrb , iostrb enabled 2h + 5 2h+5 ns t valid time, holda low after clkout low 0 5 0 5 ns t v(holda) valid time, holda high after clkout low 0 5 0 5 ns t w(holda) pulse duration, holda low duration 2h 3 2h3 ns timing requirements for hold [h = 0.5 t c(co) ] (see figure 14) '549-66 '549-80 unit min max min max unit t w(hold) pulse duration, hold low duration 4h + 10 4h+10 ns t su(hold) setup time, hold before clkout low 10 10 ns
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 36 post office box 1443 ? houston, texas 772511443 hold and holda timings (continued) iostrb mstrb r/w d[15:0] ps , ds , is a[15:0] holda hold clkout t en(clkl-s) t en(clkl-s) t en(clkl-rw) t dis(clkl-s) t dis(clkl-s) t dis(clkl-rw) t dis(clkl-a) t v(holda) t v(holda) t w(holda) t w(hold) t su(hold) t su(hold) t en(clkl-a) figure 14. hold and holda timing (hm = 1)
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 37 post office box 1443 ? houston, texas 772511443 reset, bio , interrupt, and mp/mc timings timing requirements for reset, interrupt, bio , and mp/mc [h = 0.5 t c(co) ] (see figure 15, figure 16, and figure 17) '549-66 '549-80 unit min max min max unit t h(rs) hold time, rs after clkout low 0 0 ns t h(bio) hold time, bio after clkout low 0 0 ns t h(int) hold time, intn , nmi , after clkout low 2 0 0 ns t h(mpmc) hold time, mp/mc after clkout low 0 0 ns t w(rsl) pulse duration, rs low 3? 4h+10 4h + 7 ns t w(bio)s pulse duration, bio low, synchronous 2h+10 2h+7 ns t w(bio)a pulse duration, bio low, asynchronous 4h 4h ns t w(inth)s pulse duration, intn , nmi high (synchronous) 2h+10 2h+7 ns t w(inth)a pulse duration, intn , nmi high (asynchronous) 4h 4h ns t w(intl)s pulse duration, intn , nmi low (synchronous) 2h+10 2h+7 ns t w(intl)a pulse duration, intn , nmi low (asynchronous) 4h 4h ns t w(intl)wkp pulse duration, intn , nmi low for idle2/idle3 wakeup 10 10 ns t su(rs) setup time, rs before x2/clkin low 5 5 ns t su(bio) setup time, bio before clkout low 10 2h 10 2h ns t su(int) setup time, intn , nmi , rs before clkout low 10 2h 10 2h ns t su(mpmc) setup time, mp/mc before clkout low 10 10 ns 2 the external interrupts (int0 int3 , nmi ) are synchronized to the core cpu by way of a two flip-flop synchronizer which samples these inputs with consecutive falling edges of clkout. the input to the interrupt pins is required to represent a 100 sequence at the timi ng that is corresponding to three clkouts sampling sequence. 3 if the pll mode is selected, then at power-on sequence, or at wakeup from idle3, rs must be held low for at least 50 m s to assure synchronization and lock-in of the pll. divide-by-two mode ? note that rs may cause a change in clock frequency, therefore changing the value of h (see the pll section).
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 38 post office box 1443 ? houston, texas 772511443 reset, bio , interrupt, and mp/mc timings (continued) bio clkout rs , intn , nmi x2/clkin t h(bio) t h(rs) t su(int) t w(bio)s t su(bio) t w(rsl) t su(rs) figure 15. reset and bio timings intn , nmi clkout t h(int) t su(int) t su(int) t w(intl)a t w(inth)a figure 16. interrupt timing mp/mc rs clkout t su(mpmc) t h(mpmc) figure 17. mp/mc timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 39 post office box 1443 ? houston, texas 772511443 instruction acquisition (iaq ), interrupt acknowledge (iack ), external flag (xf), and tout timings switching characteristics over recommended operating conditions for iaq and iack [h = 0.5 t c(co) ] (see figure 18) parameter '549-66 '549-80 unit parameter min max min max unit t d(clkl-iaql) delay time, iaq low from clkout low 1 5 1 5 ns t d(clkl-iaqh) delay time, iaq high from clkout low 1 5 1 5 ns t d(a)iaq delay time, address valid before iaq low 4 4 ns t d(clkl-iackl) delay time, iack low from clkout low 0 6 0 6 ns t d(clkl-iackh) delay time , iack high from clkout low 0 6 0 6 ns t d(a)iack delay time, address valid before iack low 3 3 ns t h(a)iaq hold time, address valid after iaq high 3 3 ns t h(a)iack hold time, address valid after iack high 5 5 ns t w(iaql) pulse duration, iaq low 2h 3 2h 3 ns t w(iackl) pulse duration, iack low 2h 3 2h 3 ns mstrb iack iaq a[15:0] clkout t d(a)iack t d(a)iaq t w(iackl) t h(a)iack t d(clkl-iackl) t w(iaql) t h(a)iaq t d(clkl-iaql) t d(clkl-iackh) t d(clkl-iaqh) figure 18. instruction acquisition (iaq ) and interrupt acknowledge (iack ) timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 40 post office box 1443 ? houston, texas 772511443 instruction acquisition (iaq ), interrupt acknowledge (iack ), external flag (xf), and tout timings (continued) switching characteristics over recommended operating conditions for external flag (xf) and tout [h = 0.5 t c(co) ] (see figure 19 and figure 20) parameter '549-66 '549-80 unit parameter min max min max unit t delay time, xf high after clkout low 0 5 0 5 ns t d(xf) delay time, xf low after clkout low 0 5 0 5 ns t d(touth) delay time, tout high after clkout low 0 6 0 6 ns t d(toutl) delay time, tout low after clkout low 1 5 1 5 ns t w(tout) pulse duration, tout 2h 3 2h 3 ns xf clkout t d(xf) figure 19. external flag (xf) timing tout clkout t w(tout) t d(toutl) t d(touth) figure 20. tout timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 41 post office box 1443 ? houston, texas 772511443 serial port receive timing timing requirements for serial port receive [h = 0.5 t c(co) ] (see figure 21) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial port clock 6h 2 6h 2 ns t f(sck) fall time, serial port clock 6 6 ns t r(sck) rise time, serial port clock 6 6 ns t w(sck) pulse duration, serial port clock low/high 3h 3h ns t su(fsr) setup time, fsr before clkr falling edge 6 4 ns t h(fsr) hold time, fsr after clkr falling edge 6 4 ns t h(dr) hold time, dr after clkr falling edge 6 6 ns t su(dr) setup time, dr before clkr falling edge 6 6 ns 2 the serial port design is fully static and, therefore, can operate with t c(sck) approaching . it is characterized approaching an input frequency of 0 hz but tested at a much higher frequency to minimize test time. bit dr fsr clkr 8/16 7/15 2 1 t su(dr) t su(fsr) t h(fsr) t w(sck) t r(sck) t f(sck) t w(sck) t h(dr) t c(sck) figure 21. serial port receive timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 42 post office box 1443 ? houston, texas 772511443 serial port transmit timing switching characteristics over recommended operating conditions for serial port transmit with external clocks and frames (see figure 22) parameter '549-66 '549-80 unit parameter min max min max unit t d(dx) delay time, dx valid after clkx rising 25 25 ns t h(dx) hold time, dx valid after clkx rising 5 5 ns t dis(dx) disable time, dx after clkx rising 40 40 ns timing requirements for serial port transmit with external clocks and frames [h = 0.5t c(co) ] (see figure 22) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial port clock 6h 2 6h 2 ns t d(fsx) delay time, fsx after clkx rising edge 2h 5 2h3 ns t h(fsx) hold time, fsx after clkx falling edge (see note 1) 6 6 ns t h(fsx)h hold time, fsx after clkx rising edge (see note 1) 2h 5 3 2h3 3 ns t f(sck) fall time, serial port clock 6 6 ns t r(sck) rise time, serial port clock 6 6 ns t w(sck) pulse duration, serial port clock low/high 3h 3h ns 2 the serial port design is fully static and, therefore, can operate with t c(sck) approaching . it is characterized approaching an input frequency of 0 hz but tested at a much higher frequency to minimize test time. 3 if the fsx pulse does not meet this specification, the first bit of serial data is driven on dx until the falling edge of fsx. after the falling edge of fsx, data is shifted out on dx pin. the transmit buffer-empty interrupt is generated when the t h(fsx) and t h(fsx)h specification is met. note 1: internal clock with external fsx and vice versa are also allowable. however, fsx timings to clkx always are defined depe nding on the source of fsx, and clkx timings always are dependent upon the source of clkx. specifically, the relationship of fsx to clkx is independent of the source of clkx. dx bit fsx clkx 8/16 7/15 2 1 t h(dx) t d(dx) t w(sck) t w(sck) t c(sck) t d(fsx) t h(fsx)h t h(fsx) t dis(dx) t r(sck) t f(sck) figure 22. serial port transmit timing with external clocks and frames
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 43 post office box 1443 ? houston, texas 772511443 serial port transmit timing (continued) switching characteristics over recommended operating conditions for serial port transmit with internal clocks and frames [h = 0.5t c(co) ] (see figure 23) parameter '549-66 '549-80 unit parameter min typ max min typ max unit t c(sck) cycle time, serial port clock 8h 8h ns t d(fsx) delay time, clkx rising to fsx 15 7 ns t d(dx) delay time, clkx rising to dx 15 7 ns t dis(dx) disable time, clkx rising to dx 20 20 ns t h(dx) hold time, dx valid after clkx rising edge 5 2 ns t f(sck) fall time, serial port clock 4 3 ns t r(sck) rise time, serial port clock 4 3 ns t w(sck) pulse duration, serial port clock low/high 4h 8 4h 4 ns dx fsx clkx 8/16 7/15 2 1 t h(dx) t w(sck) t c(sck) t d(fsx) t d(fsx) t d(dx) t dis(dx) t w(sck) t r(sck) t f(sck) figure 23. serial port transmit timing with internal clocks and frames
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 44 post office box 1443 ? houston, texas 772511443 buffered serial port receive timing timing requirements (see figure 24) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial port clock 20 2 20 2 ns t f(sck) fall time, serial port clock 4 4 ns t r(sck) rise time, serial port clock 4 4 ns t w(sck) pulse duration, serial port clock low/high 6 6 ns t su(bfsr) setup time, bfsr before bclkr falling edge (see note 2) 2 2 ns t h(bfsr) hold time, bfsr after bclkr falling edge (see note 2) 7 t c(sck) 2 3 7 t c(sck) 2 3 ns t su(bdr) setup time, bdr before bclkr falling edge 0 0 ns t h(bdr) hold time, bdr after bclkr falling edge 7 7 ns 2 the serial port design is fully static and therefore can operate with t c(sck) approaching infinity. it is characterized approaching an input frequency of 0 hz but tested at a much higher frequency to minimize test time. 3 first bit is read when bfsr is sampled low by bclkr clock. note 2: timings for bclkr and bfsr are given with polarity bits (bclkp and bfsp) set to 0. t w(sck) t w(sck) bclkr bfsr bdr 1 2 8/10/12/16 t su(bdr) t c(sck) t su(bfsr) t h(bfsr) t h(bdr) t r(sck) t f(sck) figure 24. buffered serial port receive timing
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 45 post office box 1443 ? houston, texas 772511443 buffered serial port transmit timing of external frames switching characteristics over recommended operating conditions (see figure 25) parameter '549-66 '549-80 unit parameter min max min max unit t d(bdx) delay time, bdx valid after bclkx rising 18 18 ns t dis(bdx) disable time, bdx after bclkx rising 4 6 4 6 ns t dis(bdx)pcm disable time, pcm mode, bdx after bclkx rising 6 6 ns t en(bdx)pcm enable time, pcm mode, bdx after bclkx rising 8 8 ns t h(bdx) hold time, bdx valid after bclkx rising 2 2 ns timing requirements (see figure 25) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial port clock 20 2 20 2 ns t f(sck) fall time, serial port clock 4 4 ns t r(sck) rise time, serial port clock 4 4 ns t w(sck) pulse duration, serial port clock low/high 6 6 ns t h(bfsx) hold time, bfsx after clkx falling edge (see notes 3 and 4) 6 t c(sck) 6 3 6 t c(sck) 6 3 ns t su(bfsx) setup time, fsx before clkx falling edge (see notes 3 and 4) 6 6 ns 2 the serial port design is fully static and therefore can operate with t c(sck) approaching infinity. it is characterized approaching an input frequency of 0 hz but tested at a much higher frequency to minimize test time. 3 if bfsx does not meet this specification, the first bit of the serial data is driven on bdx until bfsx goes low (sampled on fal ling edge of bclkx). after falling edge of the bfsx, data will be shifted out on the bdx pin. notes: 3. internal clock with external bfsx and vice versa are also allowable. however, bfsx timings to bclkx always are defined depending on the source of bfsx, and bclkx timings always are dependent upon the source of bclkx. 4. timings for bclkx and bfsx are given with polarity bits (bclkp and bfsp) set to 0.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 46 post office box 1443 ? houston, texas 772511443 buffered serial port transmit timing of external frames (continued) 8/10/12/16 2 1 bdx bfsx bclkx t dis(bdx) t w(sck) t h(bdx) t d(bdx) t w(sck) t c(sck) t su(bfsx) t h(bfsx) t r(sck) t f(sck) figure 25. buffered serial port transmit timing of external clocks and external frames
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 47 post office box 1443 ? houston, texas 772511443 buffered serial port transmit timing of internal frame and internal clock switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see figure 26) parameter '549-66 '549-80 unit parameter min max min max unit t c(sck) cycle time, serial port clock, internal clock 20 62h 20 62h ns t d(bfsx) delay time, bfsx after bclkx rising edge (see notes 3 and 4) 0 7 0 7 ns t d(bdx) delay time, bdx valid after bclkx rising edge 7 7 ns t dis(bdx) disable time, bdx after bclkx rising edge 0 5 0 5 ns t dis(bdx)pcm disable time, pcm mode, bdx after bclkx rising edge 5 5 ns t en(bdx)pcm enable time, pcm mode, bdx after bclkx rising edge 7 7 ns t h(bdx) hold time, bdx valid after bclkx rising edge 1 1 ns t f(sck) fall time, serial port clock 3.5 3.5 ns t r(sck) rise time, serial port clock 3.5 3.5 ns t w(sck) pulse duration, serial port clock low/high 6 6 ns notes: 3. internal clock with external bfsx and vice versa are also allowable. however, bfsx timings to bclkx always are defined depending on the source of bfsx, and bclkx timings always are dependent upon the source of bclkx. 4. timings for bclkx and bfsx are given with polarity bits (bclkp and bfsp) set to 0. 8/10/12/16 2 1 bdx bfsx bclkx t c(sck) t d(bfsx) t d(bfsx) t dis(bdx) t w(sck) t h(bdx) t d(bdx) t w(sck) t r(sck) t f(sck) figure 26. buffered serial port transmit timing of internal clocks and internal frames
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 48 post office box 1443 ? houston, texas 772511443 serial-port receive timing in tdm mode timing requirements [h = 0.5t c(co) ] (see figure 27) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial-port clock 16h 2 16h 2 ns t f(sck) fall time, serial-port clock 6 6 ns t r(sck) rise time, serial-port clock 6 6 ns t w(sck) pulse duration, serial-port clock low/high 8h 8h ns t su(td-tch) setup time, tdat/tadd before tclk rising edge 10 10 ns t h(tch-td) hold time, tdat/tadd after tclk rising edge 1 1 ns t su(tf-tch) setup time, tfrm before tclk rising edge3 10 10 ns t h(tch-tf) hold time, tfrm after tclk rising edge3 10 10 ns 2 the serial-port design is fully static and, therefore, can operate with t c(sck) approaching infinity. it is characterized approaching an input frequency of 0 hz but tested at a much higher frequency to minimize test time. 3 tfrm timing and waveforms shown in figure 27 are for external tfrm. tfrm can also be configured as internal. the tfrm internal case is illustrated in the transmit timing diagram in figure 28.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 49 post office box 1443 ? houston, texas 772511443 serial-port receive timing in tdm mode (continued) b2 b11 a3 b12 a2 a0 a1 b0 b1 b13 b14 b15 b0 t su(td-tch) t h(tch-td) t c(sck) tfrm tadd tdat tclk t h(tch-tf) t su(tf-tch) a7 a4 t w(sck) t w(sck) t r(sck) t f(sck) figure 27. serial-port receive timing in tdm mode
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 50 post office box 1443 ? houston, texas 772511443 serial-port transmit timing in tdm mode switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see figure 28) parameter '549-66 '549-80 unit parameter min max min max unit t h(tch-tdv) hold time, tdat / tadd valid after tclk rising edge, tclk external 1 1 ns t h(tch-tdv) hold time, tdat/tadd valid after tclk rising edge, tclk internal 1 1 ns t delay time, tfrm valid after tclk rising edge tclk ext 2 h 3 3h + 22 h 3 3h+22 ns t d(tch-tfv) delay time, tfrm valid after tclk rising edge, tclk int 2 h 3 3h + 12 h 3 3h+12 ns t d(tc tdv) delay time, tclk to valid tdat/tadd, tclk ext 25 25 ns t d(tc-tdv) delay time, tclk to valid tdat/tadd, tclk int 18 18 ns 2 tfrm timing and waveforms shown in figure 28 are for internal tfrm. tfrm can also be configured as external. the tfrm external case is illustrated in the receive timing diagram in figure 27.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 51 post office box 1443 ? houston, texas 772511443 serial-port transmit timing in tdm mode (continued) timing requirements [h = 0.5t c(co) ] (see figure 28) '549-66 '549-80 unit min max min max unit t c(sck) cycle time, serial-port clock 16h 2 3 16h 2 3 ns t f(sck) fall time, serial-port clock 6 6 ns t r(sck) rise time, serial-port clock 6 6 ns t w(sck) pulse duration, serial-port clock low/high 8h 2 8h 2 ns 2 when sck is generated internally, this value is typical. 3 the serial-port design is fully static and, therefore, can operate with t c(sck) approaching . it is characterized approaching an input frequency of 0 hz but tested as a much higher frequency to minimize test time. a7 b2 b8 b7 a3 b12 a2 a0 a1 b0 b1 b13 b14 b0 t w(sck) t w(sck) t h(tch-tdv) t d(tch-tfv) tfrm tadd tdat tclk b15 t c(sck) t d(tc-tdv) t h(tch-tdv) t d(tch-tfv) t d(tc-tdv) t r(sck) t f(sck) figure 28. serial-port transmit timing in tdm mode
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 52 post office box 1443 ? houston, texas 772511443 host-port interface timing switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see notes 5 and 6) (see figure 29 through figure 32) parameter '549-66 unit parameter min max unit t d(dsl-hdv) delay time, ds low to hd driven 5 12 ns case 1: shared-access mode if t w(dsh) < 7h 7h+20t w(dsh) t dela y time, hds fallin g to hd valid for first b y te case 2: shared-access mode if t w(dsh) > 7h 20 ns t d(hel-hdv1) delay time , hds falling to hd valid for first byte of a non-subsequent read: max 20 ns 23 case 3: host-only mode if t w(dsh) < 20 ns 40t w(dsh) ns case 4: host-only mode if t w(dsh) > 20 ns 20 t d(dsl-hdv2) delay time, ds low to hd valid, second byte 5 3 20 ns t d(dsh-hyh) delay time, ds high to hrdy high 10h+10 ns t su(hdv-hyh) setup time, hd valid before hrdy rising edge 3h10 ns t h(dsh-hdv)r hold time, hd valid after ds rising edge, read 0 12 ns t d(coh-hyh) delay time, clkout rising edge to hrdy high 10 ns t d(dsh-hyl) delay time, hds or hcs high to hrdy low 12 ns t d(coh-htx) delay time, clkout rising edge to hint change 15 ns 2 host-only mode timings apply for read accesses to hpic or hpia, write accesses to bob, and resetting dspint or hint to 0 in sha red-access mode. hrdy does not go low for these accesses. 3 shared-access mode timings will be met automatically if hrdy is used. notes: 5. sam = shared-access mode, hom = host-only mode had stands for hcntrl0, hcntrl1, and hr / w . hds refers to either hds1 or hds2 . ds refers to the logical or of hcs and hds . 6. on host read accesses to the hpi, the setup time of hd before ds rising edge depends on the host waveforms and cannot be specified here.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 53 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) switching characteristics over recommended operating conditions [h = 0.5t c(co) ] (see notes 5 and 6) (see figure 29 through figure 32) (continued) parameter '549-80 unit parameter min max unit t d(dsl-hdv) delay time, ds low to hd driven 5 12 ns case 1: shared-access mode if t w(dsh) < 7h 7h+20t w(dsh) t dela y time, hds fallin g to hd valid for first b y te case 2: shared-access mode if t w(dsh) > 7h 20 ns t d(hel-hdv1) delay time , hds falling to hd valid for first byte of a non-subsequent read: max 20 ns 23 case 3: host-only mode if t w(dsh) < 20 ns 40t w(dsh) ns case 4: host-only mode if t w(dsh) > 20 ns 20 t d(dsl-hdv2) delay time, ds low to hd valid, second byte 5 3 20 ns t d(dsh-hyh) delay time, ds high to hrdy high 10h+10 ns t su(hdv-hyh) setup time, hd valid before hrdy rising edge 3h10 ns t h(dsh-hdv)r hold time, hd valid after ds rising edge, read 0 12 ns t d(coh-hyh) delay time, clkout rising edge to hrdy high 10 ns t d(dsh-hyl) delay time, hds or hcs high to hrdy low 12 ns t d(coh-htx) delay time, clkout rising edge to hint change 15 ns 2 host-only mode timings apply for read accesses to hpic or hpia, write accesses to bob, and resetting dspint or hint to 0 in sha red-access mode. hrdy does not go low for these accesses. 3 shared-access mode timings will be met automatically if hrdy is used. notes: 5. sam = shared-access mode, hom = host-only mode had stands for hcntrl0, hcntrl1, and hr / w . hds refers to either hds1 or hds2 . ds refers to the logical or of hcs and hds . 6. on host read accesses to the hpi, the setup time of hd before ds rising edge depends on the host waveforms and cannot be specified here.
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 54 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) timing requirements [h = 0.5t c(co) ] (see note 5, figure 29 through figure 32) '549-66 '549-80 unit min max min max unit t su(hbv-dsl) setup time, had / hbil valid before ds or has falling edge 10 10 ns t h(dsl-hbv) hold time, had / hbil valid after ds or has falling edge 5 5 ns t su(hsl-dsl) setup time, has low before ds falling edge 12 12 ns t w(dsl) pulse duration, ds low 30 2 30 2 ns t w(dsh) pulse duration, ds high 10 10 ns cycle time, ds rising case 1: hom access timings (see access timing without hrdy) 50 50 t c(dsh-dsh) 2 cycle time , ds rising edge to next ds rising edge case 2a: sam accesses and hom active writes to dspint or hint. (see access timings with hrdy) 10h 10h ns t su(hdv-dsh) setup time, hd valid before ds rising edge 12 12 ns t d(dsh-hsl) 3 delay time, ds high to next has low 10h 10h ns t h(dsh hdv)w hold time, hd valid after ds rising edge, write 3 3 ns 2 a host not using hrdy should meet the 10h requirement all the time unless a software handshake is used to change the access rat e according to the hpi mode. 3 must only be met if has is going low when not accessing the hpi (as would be the case where multiple devices are being driven by one host). note 5: sam = shared-access mode, hom = host-only mode had stands for hcntrl0, hcntrl1, and hr / w . hds refers to either hds1 or hds2 . ds refers to the logical or of hcs and hds .
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 55 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) hbil had t h(dsl-hbv) t su(hbv-dsl) t h(dsl-hbv) first byte second byte hcs hds t w(dsl) t c(dsh-dsh) hd read t h(dsh-hdv)r hd write t h(dsh-hdv)w t su(hdv-dsh) t su(hbv-dsl) t d(dsl-hdv2) t w(dsh) t w(dsh) t w(dsl) t h(dsh-hdv) t su(hdv-dsh) valid valid valid valid valid valid valid t d(hel-hdv1) t d(dsl-hdv) t h(dsh-hdv) figure 29. read / write access timings without hrdy or has
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 56 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) first byte second byte had t su(hsl-dsl) t su(hbv-dsl) hbil hcs hds has t w(dsl) t c(dsh-dsh) hd read t h(dsh-hdv)r hd write t h(dsh-hdv)w valid valid valid valid t d(dsl-hdv2) t su(hdv-dsh) t su(hdv-dsh) t w(dsh) t d(dsl-hdv) t d(hel-hdv1) t h(dsh-hdv)w t su(hbv-dsl) 2 valid valid valid t h(dsh-hdv)r t h(dsl-hbv) 2 t h(dsl-hbv) t d(dsh-hsl) 2 when has is tied to v dd figure 30. read / write access timings using has without hrdy
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 57 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) first byte second byte t h(dsl-hbv) 2 hrdy t d(dsh-hyl) clkout t d(coh-hyh) hint t d(coh-htx) t su(hbv-dsl) 2 t su(hsl-dsl) t h(dsl-hbv) hcs hds has t w(dsl) t c(dsh-dsh) hd read t h(dsh-hdv)r hd write t h(dsh-hdv)w t h(dsh-hdv)w valid valid valid valid t su(hdv-dsh) t su(hdv-dsh) t w(dsh) t d(dsl-hdv2) had hbil t su(hdv-hyh) t d(dsh-hyh) t su(hbv-dsl) t d(dsl-hdv) t d(hel-hdv1) t h(dsh-hdv)r t d(dsh-hsl) 2 when has is tied to v dd figure 31. read / write access timing with hrdy
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 58 post office box 1443 ? houston, texas 772511443 host-port interface timing (continued) hrdy hcs t d(dsh-hyh) hds t d(dsh-hyl) figure 32. hrdy signal when hcs is always low
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 59 post office box 1443 ? houston, texas 772511443 mechanical data pge (s-pqfp-g144) plastic quad flatpack 4040147 / c 10/96 0,27 72 0,17 37 73 0,13 nom 0,25 0,75 0,45 0,05 min 36 seating plane gage plane 108 109 144 sq sq 22,20 21,80 1 19,80 17,50 typ 20,20 1,35 1,45 1,60 max m 0,08 0 7 0,08 0,50 notes: a. all linear dimensions are in millimeters. b. this drawing is subject to change without notice. c. falls within jedec ms-026 thermal resistance characteristics parameter c/w r q ja 56 r q jc 5
tms320lc549 fixed-point digital signal processor sprs077b september 1998 revised february 2000 60 post office box 1443 ? houston, texas 772511443 mechanical data ggu (s-pbga-n144) plastic ball grid array package 0,80 0,10 m 0,08 0,80 9,60 typ 12 13 10 11 89 67 n m k l j h 4 2 3 f e c b d a 1 g 5 seating plane 4073221/a 11/96 sq 11,90 12,10 0,95 0,35 0,45 0,45 0,55 0,85 0,08 0,12 1,40 max notes: a. all linear dimensions are in millimeters. b. this drawing is subject to change without notice. c. microstar bga ? configuration thermal resistance characteristics parameter c/w r q ja 38 r q jc 5
important notice texas instruments and its subsidiaries (ti) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. all products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. ti warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with ti's standard warranty. testing and other quality control techniques are utilized to the extent ti deems necessary to support this warranty. specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (acritical applicationso). ti semiconductor products are not designed, authorized, or warranted to be suitable for use in life-support devices or systems or other critical applications. inclusion of ti products in such applications is understood to be fully at the customer's risk. in order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. ti assumes no liability for applications assistance or customer product design. ti does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of ti covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. ti's publication of information regarding any third party's products or services does not constitute ti's approval, warranty or endorsement thereof. copyright ? 2000, texas instruments incorporated

▲Up To Search▲

Price & Availability of TMS320LC549-80

	To Download TMS320LC549-80 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .