View WED2ZL236512S-BC_1255040.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 1 1 1 1 white electronic designs corporation ? (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 6 6 6 6 6 7 7 7 7 7 a a a a av dd sa sa sa sa sa v dd b b b b bsace a sa adv sa ce b dnc c c c c cncsasa v dd sa sa dnc d d d d ddq c dqp c v ss dnc v ss dqp b dq b e e e e edq c dq c v ss dnc v ss dq b dq b f f f f fv dd dq c v ss oe v ss dq b v dd g g g g gdq c dq c bw c dnc bw b dq b dq b h h h h hdq c dq c v ss we v ss dq b dq b j j j j jv dd v dd dnc v dd dnc v dd v dd k k k k kdq d dq d v ss clk v ss dq a dq a l l l l ldq d dq d bw d nc bw a dq a dq a m m m m mv dd dq d v ss cke v ss dq a v dd n n n n ndq d dq d v ss sa 1 v ss dq a dq a p p p p pdq d dqp d v ss sa 0 v ss dqp a dq a r r r r r dnc sa lbo v dd nc sa nc t t t t t dnc nc sa sa sa nc zz u u u u uv dd nc nc nc nc nc vdd january 2002, rev. 4 eco #14644 description description description description description the wedc syncburst - sram family employs high-speed, low-power cmos designs that are fabricated using an ad- vanced cmos process. wedc?s 32mb syncburst srams integrate two 512k x 36 srams into a single bga package to provide 2 x 512k x 36 configuration. all synchronous inputs pass through registers controlled by a positive-edge- triggered single-clock input (clk). the nbl or no bus la- tency memory utilizes all the bandwidth in any combination of operating cycles. address, data inputs, and all control signals except output enable and linear burst order are syn- chronized to input clock. burst order control must be tied ?high or low.? asynchronous inputs include the sleep mode enable (zz). output enable controls the outputs at any given time. write cycles are internally self-timed and initi- ated by the rising edge of the clock input. this feature elimi- nates complex off-chip write pulse generation and pro- vides increased timing flexibility for incoming signals. 2 x 512k x 36 synchronous pipeline burst nbl sr 2 x 512k x 36 synchronous pipeline burst nbl sr 2 x 512k x 36 synchronous pipeline burst nbl sr 2 x 512k x 36 synchronous pipeline burst nbl sr 2 x 512k x 36 synchronous pipeline burst nbl sr am am am am am fig. 1 fig. 1 fig. 1 fig. 1 fig. 1 bl bl bl bl bl ock dia ock dia ock dia ock dia ock dia gr gr gr gr gr am am am am am pin configur pin configur pin configur pin configur pin configur a a a a a tion tion tion tion tion (top view) (top view) (top view) (top view) (top view) clk cke sa adv oe we bwa bwb bwc bwd lbo zz cea 512k x 36 ssram dq a - dq d dqpa - dqp d 512k x 36 ssram ceb fea fea fea fea fea tures tures tures tures tures fast clock speed: 166, 150, 133, and 100mhz fast access times: 3.5ns, 3.8ns, 4.0ns, and 5.0ns fast oe access times: 3.5ns, 3.8ns, 4.0ns, and 5.0ns single +2.5v 5% power supply (vdd) snooze mode for reduced-standby power individual byte write control clock-controlled and registered addresses, data i/os and control signals burst control (interleaved or linear burst) packaging: 119-bump bga package low capacitive bus loading note: note: note: note: note: dnc = do not connect. connections to these pins may cause the device to not function properly.
2 2 2 2 2 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s (linear burst, lbo = low) (linear burst, lbo = low) (linear burst, lbo = low) (linear burst, lbo = low) (linear burst, lbo = low) case 1 case 1 case 1 case 1 case 1 case 2 case 2 case 2 case 2 case 2 case 3 case 3 case 3 case 3 case 3 case 4 case 4 case 4 case 4 case 4 lbo pin lbo pin lbo pin lbo pin lbo pin high high high high high a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 first address 0 0 0 11011 01101100 10110001 fourth address11000110 and the data is latched in the output register. at the sec- ond clock edge the data is driven out of the sram. during read operation oe must be driven low for the device to drive out the requested data. write operation occurs when we is driven low at the rising edge of the clock. bw[ d : a ] can be used for byte write operation. the pipe-lined nbl ssram uses a late-late write cycle to utilize 100% of the bandwidth. at the first rising edge of the clock, we and address are registered, and the data associated with that address is required two cycle later. subsequent addresses are generated by adv high for the burst access as shown below. the starting point of the burst seguence is provided by the external address. the burst address counter wraps around to its initial state upon completion. the burst sequence is determined by the state of the lbo pin. when this pin is low, linear burst sequence is selected. and when this pin is high, interleaved burst sequence is selected. during normal operation, zz must be driven low. when zz is driven high, the sram will enter a power sleep mode after 2 cycles. at this time, internal state of the sram is preserved. when zz returns to low, the sram operates after 2 cycles of wake up time. burst sequence table burst sequence table burst sequence table burst sequence table burst sequence table note 1: lbo pin must be tied to high or low, and floating state must not be allowed. (interleaved burst, lbo = high) (interleaved burst, lbo = high) (interleaved burst, lbo = high) (interleaved burst, lbo = high) (interleaved burst, lbo = high) case 1 case 1 case 1 case 1 case 1 case 2 case 2 case 2 case 2 case 2 case 3 case 3 case 3 case 3 case 3 case 4 case 4 case 4 case 4 case 4 lbo pin lbo pin lbo pin lbo pin lbo pin high high high high high a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 a1 a1 a1 a1 a1 a0 a0 a0 a0 a0 first address 0 0011011 01001110 10110001 fourth address11100100 function description function description function description function description function description the wed2zl263512s is an nbl ssram designed to sus- tain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, or vice versa. all inputs (with the exception of oe, lbo and zz) are syn- chronized to rising clock edges. all read, write and deselect cycles are initiated by the adv input. subsequent burst addresses can be internally gen- erated by the burst advance pin (adv). adv should be driven to low once the device has been deselected in order to load a new address for next operation. clock enable (cke) pin allows the operation of the chip to be suspended as long as necessary. when cke is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. nbl ssram latches external address and initiates a cycle when cke and adv are driven low at the rising edge of the clock. output enable (oe) can be used to disable the output at any given time. read operation is initiated when at the ris- ing edge of the clock, the address presented to the ad- dress inputs are latched in the address register, cke is driven low, the write enable input signals we are driven high, and adv driven low. the internal array is read between the first rising edge and the second rising edge of the clock
3 3 3 3 3 white electronic designs corporation (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s notes: 1. x means ?don?t care.? 2. the rising edge of clock is symbolized by ( ) 3. a continue deselect cycle can only be entered if a deselect cycle is executed first. 4. write = l means write operation in write truth table. write = h means read operation in write truth table. 5. operation finally depends on status of asynchronous input pins (zz and oe). 6. ce x refers to both ce a and ce b with the exception that only one ce a or ce b can be active low at any time. deselect requires both ce a and ce b to be high. ce ce ce ce ce x x x x x adv adv adv adv adv we we we we we bw bw bw bw bw x x x x x oe oe oe oe oe cke cke cke cke cke clk clk clk clk clk address accessed address accessed address accessed address accessed address accessed operation operation operation operation operation hlxxx l n/a deselect xhxxx l n/a continue deselect llhxll external address begin burst read cycle xhxx l l next address continue burst read cycle llhxhl external address nop/dummy read xhxxhl next address dummy read llllxl external address begin burst write cycle xhxlxl next address continue burst write cycle lllhxl n/a nop/write abort xhxhx l next address write abort xxxxxh current address ignore clock truth tables truth tables truth tables truth tables truth tables s s s s s ynchronous ynchronous ynchronous ynchronous ynchronous t t t t t ruth ruth ruth ruth ruth t t t t t able able able able able w w w w w rite rite rite rite rite t t t t t ruth ruth ruth ruth ruth t t t t t able able able able able we we we we we bw bw bw bw bw a a a a a bw bw bw bw bw b b b b b bw bw bw bw bw c c c c c bw bw bw bw bw d d d d d operation operation operation operation operation hxxxx read l l h h h write byte a l h l h h write byte b l h h l h write byte c l h h h l write byte d lllll write all bytes l hhhh write abort/nop notes: 1. x means ?don?t care.? 2. all inputs in this table must meet setup and hold time around the rising edge of clk ( ).
4 4 4 4 4 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s a a a a a b b b b b sol sol sol sol sol ute ute ute ute ute m m m m m aximum aximum aximum aximum aximum r r r r r a a a a a tings tings tings tings tings * * * * * voltage on v dd supply relative to v ss -0.3v to +3.6v v in (dq x ) -0.3v to +3.6v v in (inputs) -0.3v to +3.6v storage temperature (bga) -55c to +125c short circuit output current 100ma e e e e e lectric lectric lectric lectric lectric al al al al al c c c c c har har har har har a a a a a cteristic cteristic cteristic cteristic cteristic s s s s s (0c - t (0c - t (0c - t (0c - t (0c - t a a a a a - 70c) - 70c) - 70c) - 70c) - 70c) *stress greater than those listed under ?absolute maximum ratings: may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating condtions for extended periods may affect reliability. description description description description description symbol symbol symbol symbol symbol conditions conditions conditions conditions conditions min min min min min max max max max max units units units units units notes notes notes notes notes input high (logic 1) voltage v ih 1.7 vdd +0.3 v 1 input low (logic 0) voltage v il -0.3 0.7 v 1 input leakage current i li 0v v in v dd -5 5 a 2 output leakage current i lo output(s) disabled, 0v v in v dd -5 5 a output high voltage v oh i oh = -1.0ma 2.0 ? v 1 output low voltage v ol i ol = 1.0ma ? 0.4 v 1 supply voltage v dd 2.375 2.625 v 1 notes: 1. all voltages referenced to v ss (gnd) 2. zz pin has an internal pull-up, and input leakage = 10a. dc c dc c dc c dc c dc c har har har har har a a a a a cteristic cteristic cteristic cteristic cteristic s s s s s notes: 1. i dd is specified with no output current and increases with faster cycle times. i dd increases with faster cycle times and greater output loading. 2. typical values are measured at 2.5v, 25c, and 10ns cycle time. b b b b b g g g g g a c a c a c a c a c ap ap ap ap ap a a a a a cit cit cit cit cit ance ance ance ance ance notes: 1. this parameter is sampled. description description description description description symbol symbol symbol symbol symbol conditions conditions conditions conditions conditions t t t t t yp yp yp yp yp max max max max max units units units units units notes notes notes notes notes control input capacitance c i t a = 25c; f = 1mhz 3 4 pf 1 input/output capacitance (dq) c o t a = 25c; f = 1mhz 4 5 pf 1 address capacitance c a t a = 25c; f = 1mhz 3 5 pf 1 clock capacitance c ck t a = 25c; f = 1mhz 2.5 4 pf 1 166 166 166 166 166 150 150 150 150 150 133 133 133 133 133 100 100 100 100 100 description description description description description symbol symbol symbol symbol symbol conditions conditions conditions conditions conditions t t t t t yp yp yp yp yp mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz mhz units units units units units notes notes notes notes notes power supply i dd device selected; all inputs vil or vih; cycle 390 360 330 290 ma 1, 2 current: operating time = t cyc min; v dd = max; output open power supply i sb 2 device deselected; v dd = max; all inputs v ss + 0.2 3060606060 ma 2 current: standby or v dd - 0.2; all inputs static; clk frequency = 0; zz vil power supply i sb 3 device selected; all inputs v il or v ih ; cycle 20 40 40 40 40 ma 2 current: current time = t cyc min; v dd = max; output open; zz vdd - 0.2v clock running i sb 4 device deselected; v dd = max; all inputs 140 120 100 80 ma 2 standby current vss + 0.2 or vdd - 0.2; cycle time = t cyc min; zz v il
5 5 5 5 5 white electronic designs corporation (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s a a a a a c c c c c c c c c c har har har har har a a a a a cteristic cteristic cteristic cteristic cteristic s s s s s notes: notes: notes: notes: notes: 1. all address inputs must meet the specified setup and hold times for all rising clock (clk) edges when adv is sampled low and cex is sampled low. all other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected. 2. chip enable must be valid at each rising edge of clk (when adv is low) to remain enabled. 3. a write cycle is defined by we low having been registered into th e device at adv low. a read cycle is defined by we high wit h adv low. both cases must meet setup and hold times. o o o o o utput utput utput utput utput l l l l l o o o o o ad ad ad ad ad (a) (a) (a) (a) (a) o o o o o utput utput utput utput utput l l l l l o o o o o ad ad ad ad ad (b) (b) (b) (b) (b) (for (for (for (for (for t t t t t lzc lzc lzc lzc lzc , , , , , t t t t t lzoe lzoe lzoe lzoe lzoe , , , , , t t t t t hzoe hzoe hzoe hzoe hzoe , and , and , and , and , and t t t t t hzc hzc hzc hzc hzc ) ) ) ) ) symbol symbol symbol symbol symbol 166mhz 166mhz 166mhz 166mhz 166mhz 150mhz 150mhz 150mhz 150mhz 150mhz 133mhz 133mhz 133mhz 133mhz 133mhz 100mhz 100mhz 100mhz 100mhz 100mhz parameter parameter parameter parameter parameter min min min min min max max max max max min min min min min max max max max max min min min min min max max max max max min min min min min max max max max max units units units units units clock time t cyc 6.0 6.7 7.5 10.0 ns clock access time t cd -- 3.5 -- 3.8 -- 4.2 -- 5.0 ns output enable to data valid t oe -- 3.5 -- 3.8 -- 4.2 -- 5.0 ns clock high to output low-z t lzc 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns output hold from clock high t oh 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns output enable low to output low-z t lzoe 0.0 -- 0.0 -- 0.0 -- 0.0 -- ns output enable high to output high-z t hzoe -- 3.0 -- 3.0 -- 3.5 -- 3.5 ns clock high to output high-z t hzc -- 3.0 -- 3.0 -- 3.5 -- 3.5 ns clock high pulse width t ch 2.2 -- 2.5 -- 3.0 -- 3.0 -- ns clock low pulse width t cl 2.2 -- 2.5 -- 3.0 -- 3.0 -- ns address setup to clock high t as 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns cke setup to clock high t ces 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns data setup to clock high t ds 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns write setup to clock high t ws 1.5 -- 1.5 -- 1.5 -- 1.5 -- ns address advance to clock high t advs 1.5 1.5 1.5 1.5 ns chip select setup to clock high t css 1.5 1.5 1.5 1.5 ns address hold to clock high t ah 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns cke hold to clock high t ceh 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns data hold to clock high t dh 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns write hold to clock high t wh 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns address advance to clock high t advh 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns chip select hold to clock high t csh 0.5 -- 0.5 -- 0.5 -- 0.5 -- ns *including scope and jig capacitance a a a a a c t c t c t c t c t est est est est est c c c c c onditions onditions onditions onditions onditions (t (t (t (t (t a a a a a = 0 to 70c, v = 0 to 70c, v = 0 to 70c, v = 0 to 70c, v = 0 to 70c, v dd dd dd dd dd = 2.5v 5%, = 2.5v 5%, = 2.5v 5%, = 2.5v 5%, = 2.5v 5%, u u u u u nles nles nles nles nles s s s s s o o o o o therwise therwise therwise therwise therwise s s s s s pecified pecified pecified pecified pecified ) ) ) ) ) parameter value input pulse level 0 to 2.5v input rise and fall time (measured at 20% to 80%) 1.0v/ns input and output timing reference levels 1.25v output load see output load (a) dout zo=50 ? rl=50 ? vl=1.25v 30pf* dout 1538 ? 5pf* +2.5v 1667 ?
6 6 6 6 6 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s snooze mode snooze mode snooze mode snooze mode snooze mode snooze mode is a low-current, ?power-down? mode in which the device is deselected and current is reduced to i sb 2 z . the duration of snooze mode is dictated by the length of time z is in a high state. after the device enters snooze mode, all inputs except zz become gated in- puts and are ignored. zz is an asynchronous, active high input that causes the device to enter snooze mode. when zz becomes a logic high, i sb 2 z is guaranteed after the setup time tzz is met. any read or write operation pending when the device enters snooze mode is not guaranteed to complete successfully. therefore, snooze mode must not be initiated until valid pending operations are completed. s s s s s nooze nooze nooze nooze nooze m m m m m ode ode ode ode ode description description description description description conditions conditions conditions conditions conditions symbol symbol symbol symbol symbol min min min min min max max max max max units units units units units notes notes notes notes notes current during snooze mode zz vih i sb 2 z 10 ma zz active to input ignored t zz 2(t kc )ns 1 zz inactive to input sampled t rzz 2(t kc )ns1 zz active to snooze current t zzi 2(t kc )ns 1 zz inactive to exit snooze current t rzzi ns 1 fig. 2 fig. 2 fig. 2 fig. 2 fig. 2 snooze mode timing diagram zz i supply clock all inputs (except zz) output (q) t zz t zzi t rzz t rzzi high-z deselect or read only i isb2z don't care
7 7 7 7 7 white electronic designs corporation (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s clock cke address write adv oe data out t ch t cl t ces t ceh t as t ah a1 a2 a3 t ws t wh t css t csh t oe t hzoe t lzoe t cd t oh t hzc q3-4 q3-3 q3-2 q3-1 q2-4 q2-3 q2-2 q2-1 q1-1 don t care undefined t cyc t advs t advh cex notes: write = l means we = l, and bwx = l cex refers to both cea and ceb. a high refers to both cea and ceb being high. a low refers to either cea or ceb being low. cea and ceb cannot be low at the same time. fig. 3 fig. 3 fig. 3 fig. 3 fig. 3 timing waveform of read cycle
8 8 8 8 8 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s fig. 4 fig. 4 fig. 4 fig. 4 fig. 4 timing waveform of write cycle clock address write adv data i n t ch t cl a2 a3 d2-1 d1-1 d2-2 d2-3 d2-4 d3-1 d3-2 d3-3 oe data ou t t ds t dh don t care undefined t cyc ck e a1 d3 -4 t ces t ceh q0-4 t hzoe q0-3 cex notes: write = l means we = l, and bwx = l cex refers to both cea and ceb. a high refers to both cea and ceb being high. a low refers to either cea or ceb being low. cea and ceb cannot be low at the same time.
9 9 9 9 9 white electronic designs corporation (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s fig. 5 fig. 5 fig. 5 fig. 5 fig. 5 timing waveform of single read/write cloc address write adv oe data in t ch t cl t ds t dh data out a2 a4 a5 d2 t oe t lzoe q1 don t care undefined t cyc cke t ces t ceh a1 a3 a7 a6 q3 q4 q7 q6 d5 a9 a8 cex notes: write = l means we = l, and bwx = l cex refers to both cea and ceb. a high refers to both cea and ceb being high. a low refers to either cea or ceb being low. cea and ceb cannot be low at the same time. k
10 10 10 10 10 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s fig. 6 fig. 6 fig. 6 fig. 6 fig. 6 timing waveform of cke operation clock address write adv oe data in t ch t cl data out a1 a2 a3 a4 a5 t ces t ceh don t care undefined t cyc cke t ds t dh d2 q4 q1 t cd t lzc t hzc q3 a6 cex notes: write = l means we = l, and bwx = l cex refers to both cea and ceb. a high refers to both cea and ceb being high. a low refers to either cea or ceb being low. cea and ceb cannot be low at the same time.
11 11 11 11 11 white electronic designs corporation (508) 366-5151 www.whiteedc.com white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s clock address write adv oe data in t ch t cl data out a1 a2 a3 a4 a5 don t care undefined t cyc cke d5 q4 t ces t ceh q1 q2 t oe t lzoe d3 t cd t lzc t hzc t dh t ds cex notes: write = l means we = l, and bwx = l cex refers to both cea and ceb. a high refers to both cea and ceb being high. a low refers to either cea or ceb being low. cea and ceb cannot be low at the same time. fig. 7 fig. 7 fig. 7 fig. 7 fig. 7 timing waveform of ce operation
12 12 12 12 12 white electronic designs corporation westborough, ma (508) 366-5151 white electronic designs wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s wed2zl236512s commercial t commercial t commercial t commercial t commercial t emp range (0c to 70c) emp range (0c to 70c) emp range (0c to 70c) emp range (0c to 70c) emp range (0c to 70c) p p p p p ar ar ar ar ar t number t number t number t number t number configuration configuration configuration configuration configuration tcd tcd tcd tcd tcd clock clock clock clock clock (ns) (ns) (ns) (ns) (ns) (mhz) (mhz) (mhz) (mhz) (mhz) wed2zl236512s35bc 2 x 512k x 36 3.5 166 wed2zl236512s38bc 2 x 512k x 36 3.8 150 wed2zl236512s42bc 2 x 512k x 36 4.2 133 wed2zl236512s50bc 2 x 512k x 36 5.0 100 p p p p p a a a a a ck ck ck ck ck a a a a a ge dimension: ge dimension: ge dimension: ge dimension: ge dimension: 119 bump pbga all linear dimensions are in millimeters and parenthetically in inches 2.79 (0.110) max 0.711 (0.028) max 1.27 (0.050) typ 1 .27 (0.050) typ a b c d e f g h j k l m n p r t u 17.00 (0.669) typ a1 corner 3 2 (0.800) typ 23.00 (0.905) typ 7.62 (0.300) typ r 1.52 (0.060) max (4x) ordering informa ordering informa ordering informa ordering informa ordering informa tion tion tion tion tion

▲Up To Search▲

Price & Availability of WED2ZL236512S-BC

	To Download WED2ZL236512S-BC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .