![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
ASAHI KASEI [AKD4589-B] AKD4589-B AK4589 Evaluation Board Rev.2 FEATURE AKD4589-B is an evaluation board for AK4589, a single chip 24bit CODEC that has two channels of ADC and eight channels of DAC with internal DIR, DIT. It has interfaces with evaluation boards for A/D converter and D/A converter of AKM's and make easy to evaluate AK4589. It also has the digital audio interface and can achieve the interface with digital audio systems via opt-connector or BNC connector. Ordering guide AKD4589-B --- AK4589 Evaluation Board 10 wire flat cable for connection with printer port of PC (IBM-AT compatible machine),control software for AK4589,driver for control software on Windows 2000/XP are apacked with this. Control software does not support to I2C control, and does not work on Windows NT Windows 2000/XP needs an installation of driver. Windows 95/98/ME does not need an installation of driver. FUNCTION On-board clock generator Compatible with 2 types of interface - Optical output/input and BNC input - Direct interface with AC3 decoder by 10pin header 10pin header for serial control interface -12V +12V Regulator GND LIN RIN Input Buffer Control Data 10pin Header LOUT1 ROUT1 LOUT2 ROUT2 LOUT3 ROUT3 LOUT4 ROUT4 Output Buffer BNC In AK4589 Opt In Opt Out BNC Out Through Out AC3 10pin Header B, C, U, V 10pin Header Figure 1. AKD4589-B Block Diagram * Circuit diagram and PCB layout are attached at the end of this manual. 2005/07 ASAHI KASEI [AKD4589-B] EVALUATION BOARD MANUAL Operation sequence 1) Set up the power supply lines. (See "Other jumpers set-up".) Name Color Voltage Used for +12V -12V AGND DGND Red Blue Black Black +12+15V -12-15V 0V 0V Regulator ,I/OBuffer(Op-amp) I/O Buffer(Op-amp) Analog Ground Digital Ground Comment and attention Power supply for Regulator,I/OBuffer(Op-amp). It should be always connected. Power supply for I/OBuffer(Op-amp). It should be always connected. Analog Ground. It should be always connected. Digital Ground. It should be connected when JP1 is open. This connector can be open when JP1 is short. Table 1. Set up of power supply lines (Note)Each supply line should be distributed from the power supply unit. 2) Set-up of evaluation modes, jumper pins and DIP switches. (See the followings.) 3) Power on AK4589 should be reset once after power-on of AKD4589-B. Set SW1 (PDN) "L" once for power down of AK4589 after power-on of AKD4589-B. And then set SW1 (PDN) "H". 2005/07 ASAHI KASEI [AKD4589-B] Evaluation mode Applicable evaluation modes (A) Evaluation of DAC part used internal DIR of AK4589 (See the followings) (B) Evaluation of ADC part used internal DIT of AK4589 (See the followings) (A) Evaluation of DAC part used internal DIR of AK4589 1-1. About digital inputs (bi-phase inputs) 1-1-1. Optical connector PORT3 (TORX176,RX0) or BNC connector J12(RX0) are used for digital inputs(bi-phase inputs) . Select Optical connector PORT3 (TORX176,RX0) or BNC Connector J12(RX0) for digital inputs (bi-phase inputs) by JP3 (RX0) Set JP3(RX0) "OPT" side when Optical connector PORT3(TORX176,RX0) is used for RX0 on AKD4589-B. Set JP3(RX0) "BNC" side when BNC connector J12(RX0) is used for RX0 on AKD4589-B. (See Figure 2) JP3 BNC OPT or RX0 Using BNC RX0 Using Optical connector BNC JP3 OPT 1-1-2. Figure 2. Setting of JP3(RX0) Selection of digital input (bi-phase input) 1-1-3. Write (0,0) into (D5:CM1,D4:CM0) of addr00H:CLK & Power Down Control of control registers of AK4589 (DIR/DIT) part (CM10=00:Clock Mode=PLL Mode.) Then clock source is PLL. (Default setting is PLL. Able to evaluate AK4589 on default setting.) Set DIP-Switch SW2-2 (MASTER) ON. Then mode is master mode. Audio Digital Interface Format is 24bit left justified. (Please refer to datasheet.). (Default setting is master mode. Able to evaluate AK4589 on default setting.) 1-1-4. 1-2. About analog outputs 1-2-1. BNC connector J2 (LOUT1), J1 (ROUT1), J4 (LOUT2), J3 (ROUT3), J6 (LOUT3), J5 (ROUT3), J8 (LOUT), J7 (ROUT4) are used for analog outputs. 2005/07 ASAHI KASEI [AKD4589-B] (B) ADC Evaluation of using internal DIT of AK4589 2-1. About analog inputs 2-1-1. BNC connectors J10 (LIN),J9 (RIN) are used for analog inputs. 2-2. About digital outputs (bi-phase outputs) 2-2-1. Optical connector PORT2 (TOTX176,TX1) or BNC connector J11 (TX1) are used for digital outputs. 2-2-2. .Select Optical connector PORT2 (TOTX176,TX1) or BNC Connecter J11 (TX1) for digital outputs (bi-phase outputs) by JP2 (TX1) Set JP2 (TX1) "OPT" side when Optical connector PORT2(TOTX176,TX1) is used for TX1 on AKD4589-B. Set JP2 (TX1) "BNC" side when BNC connector J11(TX1) is used for TX1 on AKD4589-B. (See Figure3.) JP2 BNC OPT or TX1 Using BNC TX1 Using Optical connector BNC JP2 OPT Figure 3. Setting of JP2(TX1) Selection of digital output (bi-phase output) 2-2-3. Write (0,1) into (D5:CM1,D4:CM0) of addr00H:CLK & Power Down Control of control registers of AK4589 (DIR/DIT) part (CM10=01:Clock Mode=X'tal Mode.) Then clock source is X'tal (X1). 2-2-4. Set DIP-Switch SW2-2 (MASTER) ON. Then mode is master mode. Audio Digital Interface Format is 24bit left justified. (Please refer to datasheet.). (Default setting is master mode. Able to evaluate AK4589 on default setting.) 2005/07 ASAHI KASEI [AKD4589-B] Setting of DIP-Switch [SW2]: Setting of AK4589 (SW2:No.2~6 is ON: 1(H), OFF:0(L)) No. 1 2 3 4 5 6 Pin MASTER XTL1 XTL0 CAD1 CAD0 Setting of Chip Address (ADC/DAC PART) Setting of Chip Address (ADC/DAC PART) OFF Slave Mode ON Master Mode Default OFF ON(1,H) ON(1,H) ON(1,H) OFF(0,L) ON(1,H) Detection of Sampling frequency (Refer Table 4,5) Table 2. Setting of SW2 (Note) Chip Address of ADC/DAC is fixed,CAD1,CAD0 is 0(L),1(H). (CAD10=01) Therefore setting of CAD1,CAD0 is fixed, CAD1,CAD0 is OFF(0,L),ON(1,H). Sampling frequency as follows AK4589 has two methods for detecting the sampling frequency. Clock is compared between recovered clock and X'tal oscillator by XTL1-0. This information outputs FS0, FS1, and FS2, FS3 bit for detecting the sampling frequency. The compared X'tal frequency is selected by setting of XTL1-0 (Refer Table 4.) When XTL1-0 is ON(1,H),ON(1,H), X'tal oscillator is stopped and the encored sampling frequency information of channel status output FS0, FS1, FS2, FS3, PEM bit of resister control. XTL1 OFF(0,L) OFF(0,L) ON(1,H) ON(1,H) XTL0 X'tal Frequency OFF(0,L) 11.2896MHz ON(1,H) 12.288MHz OFF(0,L) 24.576MHz ON(1,H) (use channel status) Table 3. Reference X'tal frequency Default Except XTL1,0= "1,1" Register output fs XTL1, 0= "1,1" Consumer mode Professional mode Clock comparison (Note 2) (Note 1) Byte3 Byte0 Bit7, Byte4 Bit6, FS3 FS2 FS1 FS0 Bit3, 2,1,0 6 5,4,3 0 0 0 0 44.1kHz 44.1kHz 0000 01 0000 0 0 0 1 Reserved Reserved 0001 (Others) 0 0 1 0 48kHz 48kHz 0010 10 0000 0 0 1 1 32kHz 32kHz 0011 11 0000 1 0 0 0 88.2kHz 88.2kHz (1000) 00 1010 1 0 1 0 96kHz 96kHz (1010) 00 0010 1 1 0 0 176.4kHz 176.4kHz (1100) 00 1011 1 1 1 0 192kHz 192kHz (1110) 00 0011 Note1: At least 3% range is identified as the value in the Table 4. In case of intermediate frequency of those two, FS3-0 bits indicate nearer value. When the frequency is much bigger than 192kHz or much smaller than 32kHz, FS3-0 bits may indicate "0001". Note2: When consumer mode, Byte3 Bit3-0 are copied to FS3-0 bits. Table 4. Sampling frequency information 2005/07 ASAHI KASEI [AKD4589-B] Jumper setting [JP1] (GND): Analog grand and digital grand Open: Analog grand and digital grand are separated. Short: Analog grand and digital grand are common. "DGND" jack is able to open at this time. < Default> Operation of toggle switch. [SW1](PDN): Reset for AK4589. AK4589 should be reset once after power-on of AKD4589-B. Set SW1 (PDN) "L" once for power down of AK4589 after power-on of AKD4589-B. And then set SW1 (PDN) "H". Keep "H" during operation of AK4589. Indication of LED It turns on each pin when each pin output is "H". [LE1] (INT0): Indicate of AK4588's INT0 pin output. [LE2] (INT1): Indicate of AK4588's INT1 pin output. Serial Control AK4589 can be controlled via the printer port (parallel port) of IBM-AT compatible PC. Connect printer port (parallel port) of PC and PORT1(uP-I/F) of AKD4589-B by 10 wire flat cable(packed with AKD4589-B). Take care of the direction of 10 pin connector and 10 pin header. (The red line side of 10 wire flat cable of 10-pin connector should be connected to 5 and 6 pin of 10pin header.) 1 10 CSN Connect PC SCL / CCLK SDA / CDTI SDA(ACK) / CDTO RED 10 wire flat cable 10 pin Connector 5 PORT1 uP-I/F 6 AKD4589-B 10 pin Header Figure 4. Connection of 10 wire flat cable. Interface of AC3 decoder 10 PORT5 9 GND GND SDTI1 SDTI2 SDTI3 1 ADC/DAC MCKO BICK LRCK SDTO SDTI4 2 AC3 decoder is able to be interface by using PORT5 (ADC/DAC). Three serial data is input through PORT5 form AC3 decoder input. PORT5 pin order is showed Figure 5 Figure 5. PORT5 pin order 2005/07 ASAHI KASEI [AKD4589-B] B, U, C, V output and V input 10 PORT4 BUCV 9 BOUT COUT UOUT VOUT VIN 1 B, U, C, V output and V input is used PORT4 (BUCV). PORT4 pin order is showed Figure 6. GND GND GND GND GND 2 Figure 6. PORT4 pin order Analog Inputs BNC connector J10 (LIN),J9 (RIN) are used for analog inputs on the AKD4589-B. Analog inputs are single-ended and input ranges of each channels are nominally 6.2Vpp@5V. (Input ranges of each channels of analog inputs of AK4589 device are nominally 3.1Vpp@5V.But,for the resister division,the value which analog input level of Evaluation Board is devided by two becomes to analog input level of AK4589 device on the AKD4589-B. So, input ranges of AKD4589-B becomes to 6.2Vpp@5V,twice of the value in the case of AK4589 device. Input range of AK4589 device is proportional to VREFH (3.1=0.62 x VREFH). VREFH is connected to AVDD on the AKD4589-B.) Analog Input Circuit 3.1Vpp Op-amp circuit AK4589 22u RIN 33 LIN 32 330 330 NJM4580 + - 6.2Vpp Signal Same circuit Figure 7. Analog Input Circuit 1) Gain Gain of analog input circuit is 330/(330+330) = -6.02dB. Therefore input level for this board is +0.80dBV(=3.1Vpp)+6.02dB = +6.82dBV = 6.20Vpp = 2.19Vrms. 2) S/N of op-amp circuit (Theory: BW=20k+A) Non-inverting amp is implemented on board. The output noise level of op-amp circuit is -126.01dBV = -132.54dB (0dB=+6.53dBV). S/N of ADC is 101.6dB (measurement). Therefore total S/N of op-amp circuit and ADC is 101.60dB (measurement: 101.6dB) 2005/07 ASAHI KASEI [AKD4589-B] Analog Outputs BNC connector J2 (LOUT1), J1 (ROUT1), J4 (LOUT2), J3 (ROUT2), J6 (LOUT3), J5 (ROUT3) J8 (LOUT4) ,J7 (ROUT4) are used for analog outputs on the AKD4589-B. Analog outputs are single-ended and output ranges of each channels are nominally 3.82Vpp@5V. (Analog outputs of AK4589 device are differencial and output ranges of each channels are nominally 2.7Vpp@5V.But, input ranges of AKD4589-B becomes to 3.82Vpp@5V,about 1.41 times of the value in the case of AK4589 device.Output range of AK4589 device is proportional to VREFH (2.7= 0.54 x VREFH). VREFH is connected to AVDD on the AKD4589-B.) Analog Output Circuit 3.3n + +15 -15 100u AOUTL- + 10u 180 330 3.9n 10k 7 3 2+ 4 0.1u 6 + NJM4580 10u 560 1.0n 620 560 620 0.1u 10u + 680 1.2k 0.1u 3.3n + 1.0n NJM4580 -4 3+7 2 100 6 Lch 100u AOUTL+ + 180 330 3.9n 10u 0.1u + 3 + 2- 7 6 4 0.1u 10u 10u 10k NJM4580 + 1.2k 680 0.1u Figure 8. Analog Output Circuit The differential output circuit(2nd order LPF,fc=182KHz,Q=0.637,G=+3.9dB) and LPF(1st order LPF, fc=284KHz, G=-0.84dB) is implemented on AKD4589-B. The differential outputs of AK4589 is buffered by non-inverted circuit and output via Cannon connector (differential output). LPF adds differential outputs. NJM4580 is used for op-amp on this board that has low noise and high voltage torelance characteristics. Analog signal is output via BNC connectors on the board. The output level is about 3.82Vpp(typ@VREF=5.0V) by BNC. * AKM assumes no responsibility for the trouble when using the above circuit examples. 2005/07 ASAHI KASEI [AKD4589-B] AKD4589 (DIR/DIT) part Control Program operation manual Set-up of evaluation board and control software (Note) Control software does not support to I2C control, and does not work on Windows NT Windows 2000/XP needs an installation of driver. Windows 95/98/ME does not need an installation of driver. Please refer to "Installation Manual of Control Software Driver by AKM device control software" about the method of installation of driver. 1. Set up the AKD4589-B according to above mentioned setting. 2. Connect printer port(parallel port) of PC and PORT1(up-I/F) of AKD4589-B by 10-wire flat cable packed with AKD4589. Then take care of the direction of 10pin connector and 10 pin header. 3. Insert the CD-ROM labeled "AK4589-B Control Program ver 2.0" into the CD-ROM drive. 4. Access the CD-ROM drive and double-click the icon of "AKD4589-B_dir_dit_2.exe" and set up the control program. 5. Then evaluate AK4589 (DIR/DIT) part according to the follows. Operation flow Keep the following flow. 1. 2. 3. Set up the control program according to explanation above. Click Write default button. Then set up the dialog and input data and evaluate AK4589 (DIR/DIT) part. Explanation of each buttons 1. [Write default]: Write default data into all registers. Default data is indicated on the register map of all registers. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. 2. [All Read]: Read data of all registers. Read data is indicated on the register map of all register. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. 3. [Function1]: Set up dialog to write data by keyboard operation. 4. [Write]: It exists on each register corresponding to all registers. Set up dialog to write data to each register by mouse operation. Set ON/OFF by clicking each bits. Click "OK" button if you write input data to register. Click "Cancel" button if you don't write input data to register . 5. [Read]: It exists on each register corresponding to some registers. Read data from one of each register. Read data is indicated on the register map of the register. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. 2005/07 ASAHI KASEI [AKD4589-B] Explanation of each dialog 1. [Function1 Dialog]: Dialog to write data by keyboard operation Address Input Box : Input address of register which data should be written into,in 2 figures of hexadecimal. Data Input Box : Input data which should be written into the register,in 2 figures of hexadecimal. Click "OK" button,if you write input data into register. Click "Cancel" button,if you don't write input data into register. 2. [Write Dialog]: Dialog to write data by mouse operation There are dialogs corresponding to each register. Click the "Write" button corresponding to each register to set up the dialog. If you check the check box, data becomes "H" or "1". If not, "L" or "0". Click "OK" button,if you write input data into register. Click "Cancel" button,if you don't write input data into register. Indication of data Input data is indicated on the register map. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. Attention on the operation Input data to all boxes when you have set up "Function1 dialog". An "attention dialog" is indicated if you input data or address that is not specified in the datasheet or you click "OK" button before you input data. In that case set up the dialog and input data once more again. These operations does not need if you click "Cancel" button or check the check box. 2005/07 ASAHI KASEI [AKD4589-B] AK4589 (ADC/DAC) part Control Program Operation Manual Set-up of evaluation board and control software (Note) Control software does not support to I2C control, and does not work on Windows NT. Windows 2000/XP needs an installation of driver. Windows 95/98/ME does not need an installation of driver. Please refer to "Installation Manual of Control Software Driver by AKM device control software" about the method of installation of driver. 1. Set up the AKD4589-B according to above mentioned setting. 2. Connect printer port(parallel port) of PC and PORT1(up-I/F) of AKD4589-B by 10-wire flat cable packed with AKD4589. Then take care of the direction of 10pin connector and 10 pin header. 3. Insert the CD-ROM-disk labeled "AKD4589 Control Program ver 2.0" into the CD-ROM-disk drive. 4. Access the CD-ROM-disk drive and double-click the icon of "AKD4589-B_adc_dac_2.exe" and set up the control program. 5. Then evaluate AK4589 (ADC/DAC)part according to the followings. (Note) Chip Address of ADC/DAC is fixed,CAD1,CAD0 is 0(L),1(H). (CAD10=01) Operation flow Keep the following flow. 1. 2. 3. Set up the control program according to explanation above Click Write default button. Then set up the dialog and input data and evaluate AK4589 (ADC/DAC) part. Explanation of each buttons 1. [Write default]: Write default data into all register. Default data is indicated on the register map of all registers. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. 2. [Function1]: Set up dialog to write data by keyboard operation. 3. [Function2]: Set up dialog to write data by keyboard operation. 4. [Write]: It exists corresponding to each register. Set up dialog to write data to each register by mouse operation. Set ON/OFF by clicking each bits. Click "OK" button if you write input data into register. Click "Cancel" button if you don't write input data into register . 2005/07 ASAHI KASEI [AKD4589-B] Explanation of each dialog 1. [Function1 Dialog]: Dialog to write data by keyboard operation Address Input Box : Input address of register which data should be written into,in 2 figures of hexadecimal. Data Input Box : Input data which should be written into the register,in 2 figures of hexadecimal. Click "OK" button,if you write input data into register. Click "Cancel" button,if you don't write input data into register. 2. [Function2 Dialog]: Dialog to evaluate ATT This dialog corresponds to addr:02H, 03H,04H, 05H, 06H,07H, 0BH, 0CH. Address Input Box: Input address of register which data should be written into,in 2 figures of hexadecimal. Start Data Input Box:Input first data (start data) which should be written into the register, in 2 figures of hexadecimal. End Data Input Box: Input last data (end data) which should be written into the register, in 2 figures of hexadecimal. Interval Input Box: Input time distance (interval time) between write and write when data is written into the register,in decimal. Unit of time is ms. Step Input Box: Input value distance (step of data) between data and data when data is written into the register, in decimal. Mode Select Check Box:Select mode of data flow, "Data returns to start data after data reached end data." Or "Data flow is end when data reached end data." Set mode of data flow by checked or no into this check box. When you checked into this: Data returns to start data after data reached end data. When you did not check into this: Data flow is end when data reached end data. [Example When you checked into this] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 09 08 07 06 05 04 03 02 01 00 [Example When you did not check into this] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 Click "OK" button,if you write input data into register. Click "Cancel" button,if you don't write input data into register. 3. [Write Dialog]: Dialog to write data by mouse operation There are dialogs corresponding to each register. Click the "Write" button corresponding to each register to set up the dialog. If you check the check box, data becomes "H" or "1". If not, "L" or "0". Click "OK" button,if you write input data into register. Click "Cancel" button,if you don't write input data into register. Indication of data Input data is indicated on the register map. Red letter indicates "H" or "1" and blue letter indicates "L" or "0". Blank is the part that is not defined in the datasheet. Attention on the operation Input data to all boxes when you have set up "Function1 dialog" or "Function2 dialog". An "attention dialog" is indicated if you input data or address that is not specified in the datasheet or you click "OK" button before you input data. In that case set up the dialog and input data once more again. These operations does not need if you click "Cancel" button or check the check box. 2005/07 ASAHI KASEI [AKD4589-B] Measure Result 1) ADC part [Measurement condition] * Measurement unit : Audio Precision System two Cascade (AP2) : 256fs (fs=48kHz), 256fs (fs=96kHz) * MCLK * BICK : 64fs * fs : 48kHz, 96kHz * BW : 20Hz20kHz (fs=48kHz), 20Hz40kHz (fs=96kHz) : 24bit * Bit : AVDD=PVDD=DVDD=5V, TVDD=3.3V * Power Supply : Internal DIT (fs=48kHz, 96kHz) * Interface * Temperature : Room Temp fs=48kHz Parameter S/(N+D) DR DR S/N S/N fs=96kHz Parameter S/(N+D) DR DR S/N S/N Input signal 1kHz, -0.5dB 1kHz, -60dB 1kHz, -60dB No signal No signal Measurement filter 20kLPF 20kLPF 20kLPF, A-weighted 20kLPF 20kLPF, A-weighted Results 94.4 dB 98.5 dB 101.2 dB 98.8 dB 101.6 dB Input signal 1kHz, -0.5dB 1kHz, -60dB 1kHz, -60dB No signal No signal Measurement filter fs/2 fs/2 20kLPF, A-weighted fs/2 20kLPF, A-weighted Results 92.1 dB 97.6 dB 104.4 dB 97.6 dB 104.8 dB 2005/07 ASAHI KASEI [AKD4589-B] 2) DAC part [Measurement condition] * Measurement unit : Audio Precision System two Cascade (AP2) * MCLK : 256fs (fs=48kHz, 96kHz), 128fs (fs=192kHz) : 64fs * BICK : 48kHz, 96kHz, 192kHz * fs : 20Hz20kHz (fs=48kHz), 20Hz40kHz (fs=96kHz), 20Hz40kHz (fs=192kHz) * BW * Resolution : 24bit * Power Supply : AVDD=PVDD=DVDD=5V, TVDD=3.3V * Interface : Internal DIR (48kHz, 96kHz, 192kHz) : Room Temp * Temperature fs=48kHz Parameter S/(N+D) DR DR S/N S/N fs=96kHz Parameter S/(N+D) DR DR S/N S/N fs=192kHz Parameter S/(N+D) DR DR S/N S/N Input signal 1kHz, 0dB 1kHz, -60dB 1kHz, -60dB "0" data "0" data Measurement filter 20kLPF 20kLPF 22kLPF, A-weighted 20kLPF 22kLPF, A-weighted Results 98.7 dB 110.0 dB 112.5 dB 110.0 dB 112.8 dB Input signal 1kHz, 0dB 1kHz, -60dB 1kHz, -60dB "0" data "0" data Measurement filter 40kLPF 40kLPF 22kLPF, A-weighted 40kLPF 22kLPF, A-weighted Results 97.8 dB 106.8 dB 112.2 dB 106.8 dB 112.5 dB Input signal 1kHz, 0dB 1kHz, -60dB 1kHz, -60dB "0" data "0" data Measurement filter 40kLPF 40kLPF 22kLPF, A-weighted 40kLPF 22kLPF, A-weighted Results 96.4 dB 106.8 dB 112.2 dB 107.0 dB 112.5 dB 2005/07 ASAHI KASEI [AKD4589-B] Plots 1) ADC [Measurement condition] * Measurement Unit * MCLK * BICK * fs * BW * Resolution * Power Supply * Interface * Temperatur : Audio Precision System two Cascade : 256fs(fs=48kHz), 256fs(fs=96kHz) : 64fs : 48kHz, 96kHz : 20Hz20kHz (fs=48kHz), 40Hz40kHz (fs=96kHz) : 24bit : AVDD=PVDD=DVDD=5V, TVDD=3.3V : Internal DIT (fs=48kHz, 96kHz) : Room Temp fs=48kHz Figure 7. FFT (Input Frequency =1kHz, Input Level =0dBFS) Figure 8. FFT (Input Frequency =1kHz, Input Level =-60dBFS) Figure 9. FFT (noise floor) Figure 10. THD+N vs Input Level (Input Frequency =1kHz) Figure 11. THD+N vs Input Frequency (Input Level=0dBFS) Figure 12. Linearity (Input Frequency =1kHz) Figure 13. Frequency Response (Input Level=0dBFS) Figure 14. Cross-talk (Input Level=0dBFS) fs=96kHz Figure 15. FFT (Input Frequency =1kHz, Input Level =0dBFS) Figure 16. FFT (Input Frequency =1kHz, Input Level =-60dBFS) Figure 17. FFT (noise floor) Figure 18. THD+N vs Input Level (Input Frequency =1kHz) Figure 19. THD+N vs fin (Input Level=0dBFS) Figure 20. Linearity (Input Frequency =1kHz) Figure 21. Frequency Response (Input Level=0dBFS) Figure 22. Cross-talk (Input Level=0dBFS) FFT point=16384, Avg=8, Window=Equirriple 2005/07 ASAHI KASEI [AKD4589-B] 2) DAC [Measurement Condition] * Measurement Unit * MCLK * BICK * fs * BW * Resolution * Power Supply * Interface * Temperature : Audio Precision System two Cascade : 256fs(fs=48kHz), 256fs(fs=96kHz), 128fs(fs=192kHz) : 64fs : 48kHz, 96kHz, 192kHz : 20Hz20kHz (fs=48kHz), 40Hz40kHz (fs=96kHz), 40Hz80kHz (fs=192kHz) : 24bit : AVDD=PVDD=DVDD=5V, TVDD=3.3V : Internal DIR (48kHz, 96kHz, 192kHz) : Room Temp fs=48kHz Figure 23. FFT (Input Frequency =1kHz, Input Level =0dBFS) Figure 24. FFT (Input Frequency =1kHz, Input Level =-60dBFS) Figure 25. FFT (noise floor) Figure 26. FFT (out-of-band noise) Figure 27. THD+N vs Input Level (Input Frequency =1kHz) Figure 28. THD+N vs Input Frequency (Input Level=0dBFS) Figure 29. Linearity (Input Frequency =1kHz) Figure 30. Frequency Response (Input Level=0dBFS) Figure 31. Cross-talk (Input Level=0dBFS) fs=96kHz Figure 32. FFT (Input Frequency =1kHz, Input Level =0dBFS) Figure 33. FFT (Input Frequency =1kHz, Input Level =-60dBFS) Figure 34. FFT (noise floor) Figure 35. FFT (out-of-band noise) Figure 36. THD+N vs Input Level (Input Frequency =1kHz) Figure 37. THD+N vs fin (Input Level=0dBFS) Figure 38. Linearity (Input Frequency =1kHz) Figure 39. Frequency Response (Input Level=0dBFS) Figure 40. Cross-talk (Input Level=0dBFS) fs=192kHz Figure 41. FFT (Input Frequency =1kHz, Input Level =0dBFS) Figure 42. FFT (Input Frequency =1kHz, Input Level =-60dBFS) Figure 43. FFT (noise floor) Figure 44. FFT (out-of-band noise) Figure 45. THD+N vs Input Level (Input Frequency =1kHz) Figure 46. THD+N vs fin (Input Level=0dBFS) Figure 47. Linearity (Input Frequency =1kHz) Figure 48. Frequency Response (Input Level=0dBFS) Figure 49. Cross-talk (Input Level=0dBFS) FFT point=16384, Avg=8, Window=Equirriple 2005/07 ASAHI KASEI [AKD4589-B] 1.ADC (ADC fs=48kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B F S -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 8. FFT(Input Frequency=1kHz,Input Level=-0.5dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B F S -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 9. FFT(Input Frequency=1kHz,Input Level=-60dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=48kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B F S -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 10. FFT(noise floor) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B F S -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 -140 -130 -120 -110 -100 -90 Red=Lch,Blue=Rch -80 -70 dBr -60 -50 -40 -30 -20 -10 +0 Figure 11. THD + N vs Input Level(Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=48kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B F S -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 20 50 100 200 500 Hz 1k 2k 5k 10k 20k Red=Lch,Blue=Rch Figure 12. THD + N vs Input Frequency (Input Level=-0.5dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B F S -70 -80 -90 -100 -110 -120 -130 -140 -140 Red=Lch,Blue=Rch -130 -120 -110 -100 -90 -80 -70 dBr -60 -50 -40 -30 -20 -10 +0 Figure 13. Linearity (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=48kHz) AKM +0 -0.05 -0.1 -0.15 -0.2 -0.25 -0.3 -0.35 -0.4 d B F S -0.45 -0.5 -0.55 -0.6 -0.65 -0.7 -0.75 -0.8 -0.85 -0.9 -0.95 -1 20 50 100 200 500 Hz 1k 2k 5k 10k 20k Red=Lch,Blue=Rch Figure 14. Frequency Response(including input RC filter) (Input Level=-0.5dBFS) AKM -80 -85 -90 -95 -100 -105 -110 d B -115 -120 -125 -130 -135 -140 -145 -150 20 Red=Rch->Lch,Blue=Lch->Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 15. Crosstalk (Upper@1k = Rch, Lower@1k = Lch) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=96kHz) AKM +0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 40 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Red=Lch,Blue=Rch Figure 16. FFT(Input Frequency=1kHz,Input Level=-0.5dBFS) AKM +0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 40 50 100 200 500 Red=Lch,Blue=Rch 1k Hz 2k 5k 10k 20k 40k Figure 17. FFT(Input Frequency=1kHz,Input Level=-60dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=96kHz) AKM +0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 40 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Red=Lch,Blue=Rch Figure 18. FFT(Noise floor) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B F S -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 -140 -130 -120 -110 -100 -90 Red=Lch,Blue=Rch -80 -70 dBr -60 -50 -40 -30 -20 -10 +0 Figure 19. THD + N vs Input Level (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=96kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B F S -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 40 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Red=Lch,Blue=Rch Figure 20. THD + N vs Input Frequency (Input Level=-0.5dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B F S -70 -80 -90 -100 -110 -120 -130 -140 -140 Red=Lch,Blue=Rch -130 -120 -110 -100 -90 -80 -70 dBr -60 -50 -40 -30 -20 -10 +0 Figure 21. Linearity (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (ADC fs=96kHz) AKM +0 -0.05 -0.1 -0.15 -0.2 -0.25 -0.3 -0.35 -0.4 d B F S -0.45 -0.5 -0.55 -0.6 -0.65 -0.7 -0.75 -0.8 -0.85 -0.9 -0.95 -1 40 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Red=Lch,Blue=Rch Figure 22. Frequency Response (including input RC filter) (Input Level=-0.5dBFS) AKM -80 -85 -90 -95 -100 -105 -110 d B -115 -120 -125 -130 -135 -140 -145 -150 40 Red=Rch->Lch,Blue=Lch->Rch 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Figure 23. Crosstalk (Upper = Rch, Lower = Lch) 2005/07 ASAHI KASEI [AKD4589-B] 2.DAC (DAC fs=48kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 24. FFT(Input Frequency=1kHz, Input Level=0dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 25. FFT(Input Frequency=1kHz, Input Level=-60dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=48kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 20 Red=Lch,Blue=Rch 50 100 200 500 Hz 1k 2k 5k 10k 20k Figure 26. FFT(noise floor) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 100 Red=Lch,Blue=Rch 200 500 1k 2k Hz 5k 10k 20k 50k 100k Figure 27. FFT(out-of-band noise) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=48kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 -140 -130 -120 -110 -100 -90 -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Red=Lch,Blue=Rch Figure 28. THD+N vs Input Level (Input Frequency=1kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 20 50 100 200 Red=Lch,Blue=Rch 500 Hz 1k 2k 5k 10k 20k Figure 29. THD+N vs Input Frequency (Input Level=0dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=48kHz) AKM +0 -10 -20 -30 -40 -50 d B r A -60 -70 -80 -90 -100 -110 -120 -130 -140 -140 Red=Lch,Blue=Rch -130 -120 -110 -100 -90 -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Figure 30. Linearity (Input Frequency=1kHz) AKM +0.5 +0.45 +0.4 +0.35 +0.3 +0.25 +0.2 +0.15 +0.1 d B r A +0.05 +0 -0.05 -0.1 -0.15 -0.2 -0.25 -0.3 -0.35 -0.4 -0.45 -0.5 2k 4k 6k Red=Lch,Blue=Rch 8k 10k Hz 12k 14k 16k 18k 20k Figure 31. Frequency Response (Input Level=0dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=48kHz) AKM -90 -92 -94 -96 -98 -100 -102 -104 -106 -108 d B -110 -112 -114 -116 -118 -120 -122 -124 -126 -128 -130 20 50 100 200 500 Hz 1k 2k 5k 10k 20k Red=Rch->Lch,Blue=Lch->Rch Figure 32. Cross-talk (Input Level=0dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=96kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Figure 33. FFT(Input Frequency=1kHz, Input Level=0dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Figure 34. FFT(Input Frequency=1kHz, Input Level=0dBFS,Notch-on) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=96kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Figure 35. FFT(Input Frequency=1kHz, Input Level=-60dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Figure 36. FFT(noise floor) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=96kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 100 Red=Lch,Blue=Rch 200 500 1k 2k Hz 5k 10k 20k 50k 100k Figure 37. FFT (out-of-band noise) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 -140 -130 -120 -110 -100 -90 Red=Lch,Blue=Rch -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Figure 38. THD+N vs Input Level (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=96kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 40 50 100 200 500 1k Hz 2k 5k 10k 20k 40k Red=Lch,Blue=Rch Figure 39. THD+N vs Input Frequency (Input Level=0dBFS) AKM +0 -10 -20 -30 -40 -50 d B r A -60 -70 -80 -90 -100 -110 -120 -130 -140 -140 Red=Lch,Blue=Rch -130 -120 -110 -100 -90 -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Figure 40. Linearity (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=96kHz) AKM +0.5 +0.45 +0.4 +0.35 +0.3 +0.25 +0.2 +0.15 +0.1 d B r A +0.05 +0 -0.05 -0.1 -0.15 -0.2 -0.25 -0.3 -0.35 -0.4 -0.45 -0.5 2.5k 5k 7.5k 10k 12.5k 15k 17.5k 20k Hz 22.5k 25k 27.5k 30k 32.5k 35k 37.5k 40k Red=Lch,Blue=Rch Figure 41. Frequency Response (Input Level=0dBFS) AKM -85 -87.5 -90 -92.5 -95 -97.5 -100 -102.5 -105 d B -107.5 -110 -112.5 -115 -117.5 -120 -122.5 -125 -127.5 -130 40 50 100 200 Red=Rch->Lch,Blue=Lch->Rch 500 1k Hz 2k 5k 10k 20k 40k Figure 42. Cross-talk (Input Level=0dBFS) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=192kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Figure 43. FFT(Input Frequency=1kHz, Input Level=0dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Figure 44. FFT(Input Frequency=1kHz, Input Level=0dBFS,Notch-on) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=192kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Figure 45. FFT(Input Frequency=1kHz, Input Level=-60dBFS) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 40 Red=Lch,Blue=Rch 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Figure 46. FFT(noise floor) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=192kHz) AKM +0 -10 -20 -30 -40 -50 -60 d B r A -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 100 Red=Lch,Blue=Rch 200 500 1k 2k Hz 5k 10k 20k 50k 100k Figure 47. FFT(out-of-band noise) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 -140 -130 -120 -110 -100 -90 Red=Lch,Blue=Rch -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Figure 48. THD+N vs Input Level (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=192kHz) AKM -80 -82 -84 -86 -88 -90 -92 -94 -96 d B r A -98 -100 -102 -104 -106 -108 -110 -112 -114 -116 -118 -120 40 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Red=Lch,Blue=Rch Figure 49. THD+N vs Input Frequency (Input Level=0dBFS) AKM +0 -10 -20 -30 -40 -50 d B r A -60 -70 -80 -90 -100 -110 -120 -130 -140 -140 Red=Lch,Blue=Rch -130 -120 -110 -100 -90 -80 -70 dBFS -60 -50 -40 -30 -20 -10 +0 Figure 50. Linearity (Input Frequency=1kHz) 2005/07 ASAHI KASEI [AKD4589-B] (DAC fs=192kHz) AKM +0.5 +0.4 +0.3 +0.2 +0.1 +0 -0.1 d B r A -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 -1 -0.2 -0.3 Red=Lch,Blue=Rch 5k 10k 15k 20k 25k 30k 35k 40k Hz 45k 50k 55k 60k 65k 70k 75k 80k Figure 51. Frequency Response (Input Level=0dBFS) AKM -70 -75 -80 -85 -90 -95 d B -100 -105 -110 -115 -120 -125 -130 40 Red=Lch,Blue=Rch 50 100 200 500 1k 2k Hz 5k 10k 20k 50k 80k Figure 52. Cross-talk (Input Level=0dBFS) 2005/07 ASAHI KASEI [AKD4589-B] Revision History Date (YY/MM/DD) 04/12/03 05/07/22 Manual Revision KM076200 KM076201 Board Reason Contents Revision 0 First Edition 2 Board Revision Change Board Revision Change: Rev.0 Rev.1 Circuit Change Rev.1 Rev.2 Control Software Circuit Change: Revision Change Condenser: Capacitance Change: C23, C41, C59, C77, C95, C113, C131, C149: 470p open C400, C401, C402, C403, C404, C405, C406, C407: open 470p C200, C203, C206, C209, C214, C217, C220, C223, C228, C231, C234, C237, C242, C245, C248, C251: open 100p C170: 47u 470u C408: open 0.1u Resistor: Resistance Change: R187, R190: short 10 Control Software Revision Change: Rev.1 Rev.2 IMPORTANT NOTICE * These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. * AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. * Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. * AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here: (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. * It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification. 2005/07 5 4 3 2 1 MCLK CAD1 CAD0 PVDD C1 INT0 TX1 VIN 10u + C2 0.1u D D R1 100_C R2 0_C R3 R4 0_C 12k 72 70 68 66 65 64 71 69 67 63 62 NC 61 RX2 79 78 77 75 74 80 76 73 MCLK TEST2 PVDD PVSS VIN TX1 INT0 TX0 I2C CAD1 CAD0 RX7 RX6 RX5 RX4 R INT1 R5 100_C BOUT TVDD C3 1 2 + DAUX2 RX3 INT1 BOUT TVDD DVDD DVSS XTO XTI TEST3 MCKO2 MCKO1 COUT UOUT VOUT SDTO2 BICK2 LRCK2 SDTO1 BICK1 LRCK1 CDTO U1 TEST1 RX1 NC RX0 AVSS AVDD VREFH VCOM RIN LIN 60 59 58 57 56 C 10u C4 0.1u 3 4 DVDD + C5 C6 RX0 10u 0.1u 5 C XTO XTI 6 7 8 R8 NC_C 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 C7 + C8 + AVDD C10 + C11 0.1u 2.2u 0.1u 10u RIN C9 R7 R6 22u + 330_C 330_C LIN MCLK R11 100_C 9 10 R12 100_C C12 R10 R9 22u 330_C 330_C ROUT1+ ROUT1LOUT1+ LOUT1ROUT2+ ROUT2LOUT2+ LOUT2ROUT3+ ROUT3B COUT R13 100_C 11 12 R14 100_C AK4589 ROUT1+ ROUT1LOUT1+ LOUT1ROUT2+ ROUT2LOUT2+ LOUT2ROUT3+ ROUT3- UOUT VOUT R16 100_C DIR_DAC 13 14 R17 100_C B BICK2 LRCK2 R15 0_C 15 R18 100_C 16 R20 100_C 10pin_ADC SDTO In case of 10pin_DAC, open JP10 17 18 19 R21 100_C R19 NC_C CDTO 20 CCLK/SCL CDTI/SDA MASTER ROUT4+ LOUT4+ 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 A 40 LOUT3+ ROUT4- LOUT4- LOUT3- DAUX1 SDTI4 SDTI3 SDTI2 SDTI1 DZF2 DZF1 XTL1 XTL0 CSN PDN TST1 A TST2 Title CDTI/SDA SDTI4 SDTI3 SDTI2 CCLK/SCL SDTI1 XTL1 XTL0 MASTER ROUT4+ LOUT4+ ROUT4- LOUT3+ LOUT4- LOUT3- Size A3 Date: Document Number AKD4589-B AK4589 Sheet 1 CSN PDN Rev 2 1 of 7 Friday, July 22, 2005 5 4 3 2 5 4 3 2 1 C13 C14 P12V 0.1u + C15 10u 3.3n + C16 R22 R23 C200 100p NJM4580 U2A C17 + + C25 + C43 C18 N12V 0.1u R25 ROUT1+ D 3+ 24 8 1 100u R24 10u D 330 10k 180 C19 3.9n R26 + + + N12V 680 C20 C21 0.1u 10u R28 R29 (short) C212 (open) 560 C22 C23 (open) C400 470p C201 (open) 1.2k R31 (open) P12V 4 R27 C202 (open) 620 C24 1.0n - NJM4580 U4A R30 J1 BNC 2 3 1 R32 R34 ROUT1 100 R33 C27 C28 8 C26 620 (short) 1.0n 3.3n ROUT1+ C29 R35 R36 C203 100p NJM4580 U2B 560 5+ 64 8 7 100u R37 330 10k 180 C30 3.9n R38 N12V 680 C C204 (open) R39 C205 (open) 1.2k C33 C34 C35 P12V 0.1u NJM4580 U3A 10u 3.3n LOUT1+ + C36 R40 R41 C206 100p 8 3+ 24 1 100u R42 330 10k 180 C37 3.9n R44 R43 N12V 680 C39 C38 B 0.1u 10u R45 R46 (short) C213 (open) 560 C40 C41 (open) C401 470p C207 (open) 1.2k R49 (open) P12V 4 R47 C208 (open) 620 C42 1.0n - 6 5 8 C44 620 R50 R52 (short) C46 3.3n LOUT1+ C47 R53 R54 C209 NJM4580 U3B 560 1.0n 5+ 64 8 7 100u R55 330 10k 180 C48 100p 3.9n R56 N12V 680 A C210 (open) R57 C211 (open) 1.2k 5 4 3 2 + + C31 + (short) (open) (open) P12V C32 10u C 0.1u N12V B NJM4580 U4B R48 J2 BNC 7 LOUT1 100 R51 C45 + (short) (open) (open) P12V A Title Size A3 Date: Document Number AKD4589-B AOUT1 Sheet 1 Rev 2 2 of Friday, July 22, 2005 7 5 4 3 2 1 C49 C50 P12V 0.1u NJM4580 U5A C53 + C54 + C51 10u 3.3n ROUT2+ + C52 R58 R59 C214 100p N12V 0.1u R61 3+ 24 8 1 10u 100u D 330 R60 180 C55 10k 3.9n R62 + D N12V 680 C56 C57 0.1u 10u R63 R64 (short) C226 (open) 560 C58 C59 (open) C402 470p 1.2k R67 (open) P12V 4 C215 (open) R65 C216 (open) 620 C60 1.0n - NJM4580 U7A + C61 R66 J3 BNC 2 3 1 R68 R70 ROUT2 100 R69 C63 C64 8 C62 620 (short) 1.0n 3.3n ROUT2+ C65 R71 R72 C217 100p NJM4580 U5B 560 5+ 64 8 7 100u R73 330 10k 180 C66 3.9n R74 N12V 680 C C218 (open) R75 C219 (open) 1.2k C69 C70 P12V 0.1u + C71 10u 3.3n LOUT2+ + C72 R76 R77 C220 100p NJM4580 U6A 8 3+ 24 1 100u R78 330 10k 180 C73 3.9n R80 + + R79 N12V 680 C75 C74 0.1u 10u R81 R82 (short) C227 (open) 560 C76 B B C77 (open) C403 470p 1.2k R85 (open) P12V 4 C221 (open) R83 C222 (open) 620 C78 1.0n - + 6 5 8 C80 620 R86 R88 (short) C82 3.3n LOUT2+ C83 R89 R90 C223 100p NJM4580 U6B 560 1.0n 5+ 64 8 7 100u R91 330 10k 180 C84 3.9n R92 N12V 680 C224 (open) A R93 1.2k C225 (open) A 5 4 3 2 + C67 + (short) (open) (open) P12V C68 10u 0.1u C N12V NJM4580 U7B C79 R84 J4 BNC 7 + LOUT2 100 R87 C81 (short) (open) (open) P12V Title Size A3 Date: Document Number AK4589-B AOUT2 Sheet 3 of 7 1 Rev 2 Friday, July 22, 2005 5 4 3 2 1 C85 C86 P12V 0.1u + C87 10u 3.3n + C88 R94 R95 NJM4580 U8A C89 + + C104 C90 N12V 0.1u R97 ROUT3+ 3+ 8 1 100u D 330 R96 180 C91 C228 100p 10u 24 D 10k 3.9n R98 + + + + N12V 680 C92 C93 0.1u 10u R99 R100 (short) 560 C94 C95 (open) C404 470p C229 (open) 1.2k P12V (open) R103 8 C98 620 R104 R106 (short) C100 3.3n ROUT3+ C101 R107 R108 NJM4580 U8B 560 1.0n 5+ 8 7 100u R109 330 10k 180 C102 C231 100p 64 C103 + 3.9n R110 N12V 680 C C232 (open) R111 C233 (open) 1.2k C105 C106 P12V 0.1u C107 10u 3.3n LOUT3+ + C108 R112 R113 NJM4580 U9A 8 3+ 1 100u R114 330 10k 180 C109 C234 100p 24 R115 3.9n R116 N12V 680 C110 C111 0.1u 10u R117 R118 (short) 560C112 B B C113 (open) C405 470p C235 (open) 1.2k P12V (open) R121 + 8 C116 620 R122 R124 (short) C118 3.3n LOUT3+ C119 R125 R126 NJM4580 U9B 560 1.0n 5+ 8 7 100u R127 330 10k 180 C120 C237 100p 64 3.9n R128 N12V 680 A C238 (open) R129 C239 (open) A 1.2k 5 4 3 2 + 5 - C241 (open) 4 R119 C236 (open) 620 C114 1.0n 6 + 3 - C240 (open) 4 R101 C230 (open) 620 C96 1.0n 2 NJM4580 U10A C97 R102 J5 BNC 1 ROUT3 100 R105 C99 (short) (open) (open) P12V 10u 0.1u C N12V NJM4580 U10B C115 R120 J6 BNC 7 LOUT3 100 R123 C117 (short) (open) (open) P12V Title Size A3 Date: Document Number AK4589-B AOUT3 Sheet 4 of 7 1 Rev 2 Friday, July 22, 2005 5 4 3 2 1 C121 C122 P12V 0.1u NJM4580 U11A C125 + + C126 + C123 10u 3.3n ROUT4+ D + C124 R130 R131 N12V 0.1u R133 3+ 8 1 100u R132 330 10k 180 C127 C242 100p 10u D 24 3.9n R134 + + + N12V 680 C128 C129 0.1u 10u R135 R136 (short) 560 C130 (open) R139 + 8 C134 P12V 620 R140 R142 (short) C136 3.3n ROUT4+ C137 R143 R144 NJM4580 U11B 560 1.0n 5+ 8 7 100u R145 C 330 10k 180 C138 C245 100p 64 C139 + C140 3.9n R146 N12V 680 C246 (open) R147 C247 (open) 1.2k C141 C142 C143 P12V 0.1u NJM4580 U12A 10u 3.3n LOUT4+ + C144 R148 R149 8 3+ 1 100u R150 330 10k 180 C145 C248 100p 24 R151 3.9n R152 N12V 680 C146 C147 B 0.1u 10u R153 R154 (short) 560C148 1.0n NJM4580 U13B + C151 R156 J8 BNC C149 (open) C407 470p C249 (open) 1.2k P12V (open) R157 C255 (open) 6 5 4 R155 C250 (open) 620 C150 8 C152 620 R158 R160 (short) C154 3.3n LOUT4+ C155 R161 R162 NJM4580 U12B 560 1.0n 5+ 8 7 100u R163 330 10k 180 C156 C251 100p 64 3.9n R164 N12V 680 A A C252 (open) R165 C253 (open) 1.2k 5 4 3 2 + 3 - C254 (open) 4 C131 (open) C406 470p R137 C243 (open) 1.2k C244 (open) 620 C132 1.0n 2 NJM4580 U13A C133 R138 J7 BNC 1 ROUT4 100 R141 C135 (short) (open) (open) P12V 10u C 0.1u N12V B 7 + + Title Size A3 Date: LOUT4 100 R159 C153 (short) (open) (open) P12V Document Number AK4589-B AOUT4 Sheet 1 Rev 2 5 of 7 Friday, July 22, 2005 5 4 3 2 1 JP1 C157 R166 R169 R171 PORT1 D VD 10k 10k 10k R167 R168 R170 470 470 470 2 3 4 5 6 7 8 9 1 19 A1-10PA-2.54DSA 1 2 3 4 5 10 9 8 7 6 A1 A2 A3 A4 A5 A6 A7 A8 G1 G2 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 18 17 16 15 14 13 12 11 R173 R174 R175 100 100 100 CSN CCLK/SCL CDTI/SDA CDTO Digital Ground Analog Ground 5p C161 2 U15 74HCT541 GND XTI X1 XTO 5p 12.288MHz D P12V + C303 C302 CSN SCL/CCLK SDA/CDTI SDA(ACK)/CDTO 10u 0.1u RIN R172 51 RIN NJM4580 U14A 1 8 J9 BNC + - 3 2 R176 1 RIN 560 uP-I/F ADN12V + VD D1 1S1588 C301 R177 C300 10u 0.1u 10k U16A U16B R178 4 1 H SW1 L C162 2 74HC14 3 PDN PDN P12V NJM4580 U14B J10 74HC14 100_C ATE1D-2M3 PDN C 0.1u 8 4 BNC + - 5 6 R179 LIN LIN 7 LIN C 560 LE1 INT0 R181 U16C VD PR4553K LE2 6 5 74HC14 U16D INT0 ADN12V 1k_C R182 INT1 8 9 74HC14 INT1 5 PR4553K 1k_C PORT2 TOTX176 5 6 IN VCC IF GND 4 3 2 1 VD JP2 4 OPT SW2 DSS106 MASTER XTL1 XTL0 CAD1 CAD0 6 VD 12 11 10 9 8 7 1 2 3 4 5 6 MODE1 TX1 R180 1k C163 TX1 TX1 BNC 0.1u J11 BNC T1 DA02 R183 RP1 B TX1 MASTER XTL1 XTL0 CAD1 CAD0 R184 6 5 4 3 2 1 47k 240 B 1:1 150 PORT3 TORX176 6 5 U16E 6 5 GND VCC GND OUT 4 3 2 1 L1 10u VD C164 C165 + 11 10 74HC14 U16F RX0 VD for 74HCT541, 74HC14 J12 0.1u 10u R185 OPT 470 JP3 RX0 12 C158 + C159 C160 RX0 BNC 13 74HC14 BNC C166 47u 0.1u 0.1u RX0 R186 75 A 0.1u A Title Size A3 Date: 5 4 3 2 Document Number AKD4589-B INPUT Sheet 1 Rev 2 6 of Friday, July 22, 2005 7 5 4 3 2 1 +12V T2 NJM78M05FA L2 R187 GND 3 OUT IN 1 VD 10u + D P12V 10 C408 C167 + C168 C170 C169 470u 0.1u 2 0.1u 0.1u 47u D DVDD R188 7.5 R189 PVDD 5.1 AVDD ADN12V -12V T3 LP2950A R190 TVDD + C GND 1 OUT IN 3 DVDD C173 + C172 N12V 10 C 2 C174 C175 C176 + C177 47u 0.1u 0.1u 47u 47u 0.1u PORT4 A1-10PA-2.54DSA 1 2 3 4 5 10 9 8 7 6 WIRE1 BOUT COUT UOUT VOUT VIN (short) BOUT COUT UOUT VOUT R191 VIN 100_C BCUV R192 WIRE2 (short) 10k_C B B PORT5 A1-10PA-2.54DSA MCLK BICK2 LRCK2 MCKO BICK LRCK SDTO SDTI4 1 2 3 4 5 10 GND 9 GND 8 SDTI1 7 SDTI2 6 SDTI3 DSP DSP DSP DSP ADC/DAC SDTI1 SDTI2 SDTI3 SDTI4 R193 0_C R194 0_C R195 0_C R196 0_C A SDTO A Title Size A3 Date: 5 4 3 2 Document Number AKD4589-B Power Supply Sheet 1 Rev 2 7 of Friday, July 22, 2005 7 |
Price & Availability of AKD4589-B
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |