![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
CHR3662-QDG RoHS COMPLIANT 7-16GHz Integrated Down Converter GaAs Monolithic Microwave IC in SMD package Description The CHR3662-QDG is a multifunction part, which integrates a balanced cold FET mixer, a LO buffer, and a RF LNA including gain control. It is designed for a wide range of applications, typically commercial communication systems. The circuit is manufactured with a pHEMT process 0.25m. It is available in lead-free SMD package. UMS R3662 YYWW Conversion gain (Sup. Mode) @FI=2GHz 20 18 16 14 12 10 8 6 4 2 0 -2 -4 -6 -8 -10 6 8 Broadband RF performance 7-16GHz 13dB gain 15dBc Image Frequency Rejection 0dBm Input IP3 15dB Gain control 24LQFN4x4 ESD protected MSL Level: 1 Conversion Gain (dB) Main Features Gain @ -1.5V Gain @ +0.5V 10 12 14 16 18 RF frequency (GHz) Main Characteristics Tamb = +25 Vd= 4.5V C, Symbol FRF FLO FIF Gc Parameter RF frequency range LO frequency range IF frequency range Conversion gain maximum Min 7 4.5 DC 11 14 Typ Max 16 19.5 3.5 Unit GHz GHz GHz dB ESD Protections: Electrostatic discharge sensitive device observe handling precautions! Ref. : DSCHR3662-QDG9169 - 18 Jun 09 1/16 Specifications subject to change without notice United Monolithic Semiconductors S.A.S. Route Departementale 128 - BP46 - 91401 Orsay Cedex France Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG Electrical Characteristics Tamb = +25 Vd= 4.5V C, Symbol FRF FLO FIF Gc G NF IFR PLO IIP3 Parameter RF frequency range LO frequency range IF frequency range 7-16GHz Down Converter Min 7 4.5 DC 11 Typ Max 16 19.5 3.5 Unit GHz GHz GHz dB Conversion gain @ V2_V3=-1.5V (1) (gain max) Conversion gain @ V2_V3=+0.5V (1) (gain min) Gain control range Noise Figure @ V2_V3=-1.5V (gain max) Image Frequency Rejection (1) LO Input power Input IP3@ gain max. Input IP3 all attenuation 14 -4 -2 dB dB 13 15 3 3.5 dB dBc dBm dBm 13 15 0 0 -3 -7 -9 -5 -35 4.5 -6 -6 -4 LO RL RF RL LO/RF Vd Id VG V2_V3 B VGM LO Return Loss RF Return Loss @ Gain max RF Return Loss @ Gain min LO leakage at RF port @ max. gain DC drain voltage Drain current DC gate voltage LNA DC gain control voltage DC gate control voltage LO buffer DC gate voltage mixer -1.5 210 dB dB dBm V 280 -0.3 350 mA V 0.5 -5 -1 V V V (1) An external combiner 90 is necessary on I / Q. Note: Id is not affected by V2, V3. These values are representative of onboard measurements as defined on the drawing given in the paragraph "Evaluation mother board". Ref. : DSCHR3662-QDG9169 - 18 Jun 09 2/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter Absolute Maximum Ratings (1) Tamb = +25 C Symbol Vd Id VG, VGM V2,V3 P_RF PLO Tch Ta Tstg Parameter Maximum drain bias voltage Maximum drain bias current Gate bias voltage range Gain control voltage range Maximum peak input power overdrive Maximum LO input power Maximum channel temperature Operating temperature range Storage temperature range CHR3662-QDG Values 5 400 -2.0 to +0.6 -2.0 to +1 10 10 175 -40 to +85 -55 to +125 Unit V mA V V dBm dBm C C C (1) Operation of this device above anyone of these parameters may cause permanent damage. Ref.: DSCHR3662-QDG9169 - 18 Jun 09 3/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG Device thermal performances 7-16GHz Down Converter All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered). The temperature is monitored at the package back-side interface (Tcase) as shown below. The system maximum temperature must be adjusted in order to guarantee that Tcase remains below than the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement. A derating must be applied on the dissipated power if the Tcase temperature can not be maintained below than the maximum temperature specified (see the curve Pdiss. Max) in order to guarantee the nominal device life time (MTTF). DEVICE THERMAL SPECIFICATION : CHR3662-QDG Max. junction temperature (Tj max) : 154 C Max. continuous dissipated power @ Tcase= 85 C : 1,26 W (1) => Pdiss derating above Tcase = 85 C : 18 mW/ C (2) Junction-Case thermal resistance (Rth J-C) : <55 C/W (3) Min. package back side operating temperature : -40 C (3) Max. package back side operating temperature : 85 C Min. storage temperature : -55 C Max. storage temperature : 125 C (1) Derating at junction temperature constant = Tj max. (2) Rth J-C is calculated for a worst case where the hotter junction of the MMIC is considered. (3) Tcase=Package back side temperature measured under the die-attach-pad (see the drawing below). 1,4 1,2 1 0,8 0,6 0,4 Pdiss. Max. (W) 0,2 0 -50 -25 0 25 50 75 100 125 Tcase (C) Pdiss. Max. (W) Tcase Example of QFN 16L 3x3 back-side view, temperature reference point (Tcase) location. Ref. : DSCHR3662-QDG9169 - 18 Jun 09 4/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter Typical Measured Performances CHR3662-QDG Tamb = +25 VD = 4.5V, Typical B = -5V & VG = -0. 3V & VGM = -1V, P_LO=0dBm C, These values are representative of onboard measurements (on connectors access planes) as defined on the drawing 97342 page 14. The board loss is estimated to 0.5 to 1.5dB in the frequency range. Conversion Gain @ Freq_IF= 2GHz, F_RF= F_LO + F_IF versus gain control & temperature 20 18 16 14 12 Conversion Gain (dB) 10 8 6 4 2 0 -2 -4 -6 -8 -10 6,00 8,00 10,00 12,00 RF frequency (GHz) 14,00 16,00 18,00 Gc min @ -40 C Gc min @ +25C Gc min @ +85 C Gc max @ -40C Gc max @ +25C Gc max @ +85C Conversion Gain @ Freq_IF= 2GHz, F_RF= F_LO - F_IF versus gain control & temperature 20 18 16 14 12 Conversion Gain (dB) 10 8 6 4 2 0 -2 -4 -6 -8 -10 6,00 8,00 10,00 12,00 RF frequency (GHz) 14,00 16,00 18,00 Gc min @ -40C Gc min @ +25 C Gc min @ +85C Gc max @ -40C Gc max @ +25C Gc max @ +85 C Ref.: DSCHR3662-QDG9169 - 18 Jun 09 5/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG 7-16GHz Down Converter Conversion Gain @ Freq_IF= 3.5GHz, F_RF= F_LO + F_IF versus gain control & temperature 20 18 16 14 12 Conversion Gain (dB) 10 8 6 4 2 0 -2 -4 -6 -8 -10 8,00 10,00 12,00 14,00 16,00 18,00 Gc min @ -40 C Gc min @ +25 C Gc min @ +85 C Gc max @ -40 C Gc max @ +25 C Gc max @ +85 C RF frequency (GHz) Conversion Gain @ Freq_IF= 3.5GHz, F_RF= F_LO - F_IF versus gain control & temperature 20 18 16 14 12 Conversion Gain (dB) 10 8 6 4 2 0 -2 -4 -6 -8 -10 6.00 8.00 10.00 12.00 RF frequency (GHz) 14.00 16.00 18.00 Gc min @ -40 C Gc min @ +25 C Gc min @ +85 C Gc max @ -40 C Gc max @ +25 C Gc max @ +85 C Ref. : DSCHR3662-QDG9169 - 18 Jun 09 6/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter CHR3662-QDG Image rejection @ Freq_IF= 2GHz, V2=V3=-1.5V versus temperature 28 26 24 22 20 Image rejection (dB) 18 16 14 12 10 8 6 4 2 0 6 8 10 12 LO frequency (GHz) 14 16 18 -40C +25 C +85C Noise figure @ Freq_IF= 2GHz versus gain & temperature 16 15 14 13 12 11 Noise figure (dB) 10 9 8 7 6 5 4 3 2 1 0 6,00 8,00 10,00 12,00 RF frequency (GHz) 14,00 16,00 18,00 -40 C +25 C +85 C -40 C +25 C +85 C V2=V3=+0.5V V2=V3=-1.5V Rem: The losses due to board are removed for noise measurements. Ref.: DSCHR3662-QDG9169 - 18 Jun 09 7/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG 7-16GHz Down Converter Noise figure @ Freq_IF= 2GHz versus V2,V3 at 25 C 16 15 14 13 12 11 Noise figure (dB) 10 9 8 7 6 5 4 3 2 1 0 6,00 -1.5V -0.5V -0.2V -0.1V +0.5V 8,00 10,00 12,00 RF frequency (GHz) 14,00 16,00 18,00 Rem: The losses due to board are removed for noise measurements. Associated gain @ Freq_IF= 2GHz versus V2,V3 at 25 C 16 14 12 10 Associated gain (dB) 8 -1.5V 6 4 2 0 -2 -4 -6 -8 -10 6 8 10 12 RF frequency (GHz) 14 16 18 -0.5V -0.2V -0.1V +0.5V Ref. : DSCHR3662-QDG9169 - 18 Jun 09 8/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter CHR3662-QDG Compression (Sup. mode) @ Freq_RF= 12GHz, Freq_IF= 2GHz versus V2, V3 & P_RF 16 14 12 10 8 6 4 2 0 -2 -4 -6 -8 -10 -12 -14 -16 -18 -20 Conversion Gain (dB) Vx=-1,5V Vx=-0,6V Vx=-0,2V -6 -4 -2 Vx=0,5V 0 2 4 6 -30 -28 -26 -24 -22 -20 -18 -16 -14 -12 -10 -8 Input Power (dBm) Input IP3 @Freq_IF= 3.5GHz, V2=V3=-1.5V & T=25 C versus FreqRF & P_RF (Double Carrier) 10 8 6 Input IP3 (dBm) 4 2 0 -2 -4 -6 -8 -10 -25 -20 -15 Input Power (dBm) -10 -5 F_RF=8GHz F_RF=12GHz F_RF=16GHz Ref.: DSCHR3662-QDG9169 - 18 Jun 09 9/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG 7-16GHz Down Converter Input IP3 @Freq_RF=12GHz, Freq_IF= 3.5GHz & V2=V3=-1.5V versus T & P_RF (Double Carrier) 10 8 6 Input IP3 (dBm) 4 2 0 -2 -4 -6 -8 -10 -25 -20 -15 Input Power (dBm) -10 -5 T=-40 C T=25 C T=85 C Input IP3 @Freq_RF=12GHz, Freq_IF= 3.5GHz & T=25 C versus V2,V3 & P_RF (Double Carrier) 20 18 16 14 12 10 8 6 4 2 0 -2 -4 -6 -8 -10 -20 Input IP3 (dBm) Vx=-1,5V Vx=-0,6V -15 Input Power (dBm) Vx=-0,2V -10 Ref. : DSCHR3662-QDG9169 - 18 Jun 09 10/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter CHR3662-QDG LO Return Loss versus frequency RF Return Loss versus frequency V2_V3 = -1.5V (gain max) V2_V3 = +0.5V (gain min) Ref.: DSCHR3662-QDG9169 - 18 Jun 09 11/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG 7-16GHz Down Converter Package outline (1) R3662 Matt tin, Lead Free Units From the standard (Green) mm JEDEC MO-220 (VGGD) 123456789101112- Nc Gnd Gnd RF Gnd Gnd V2 V3 VG VGM VD B 131415161718192021222324- Gnd Gnd LO Gnd Gnd Nc I Gnd Gnd Q Nc Nc 25- GND The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 available at http://www.ums-gaas.com for exact package dimensions. It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package. Ref. : DSCHR3662-QDG9169 - 18 Jun 09 12/16 Specifications subject to change without notice (1) Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter Definition of the Sij reference planes CHR3662-QDG The reference planes used for Sij measurements given above are symmetrical from the symmetrical axis of the package (see drawing beside). The input and output reference planes are located at 3.18mm offset (input wise and output wise respectively) from this axis. Then, the given Sij parameters incorporate the land pattern of the evaluation motherboard recommended at the page 16. 3.1 8 3.1 8 Recommended package footprint Refer to the application note AN0017 available at http://www.ums-gaas.com for package foot print recommendations. SMD mounting procedure The SMD leadless package has been designed for high volume surface mount PCB assembly process. The dimensions and footprint required for the PCB (motherboard) are given in the drawings above. For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017. Recommended environmental management Refer to the application note AN0019 available at http://www.ums-gaas.com for environmental data on UMS package products. Ref.: DSCHR3662-QDG9169 - 18 Jun 09 13/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG Notes 7-16GHz Down Converter Due to ESD protection circuits on RF and LO inputs, an external capacitance might be requested to isolate the product from external voltage that could be present on these accesses. ESD protections are also implemented on gate accesses. The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling on the PC board, as close as possible to the package. Refer to the application note AN0020 available at http://www.ums-gaas.com for general ESD recommendations. 15 LO 19 I B VD 12 11 10 9 8 7 22 Q VGM VG V3 RF 4 V2 Ref. : DSCHR3662-QDG9169 - 18 Jun 09 14/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 7-16GHz Down Converter Notes CHR3662-QDG The biasing circuits of the stages of the circuit are given in the schemes below. Vd=4.5V 1.5k 40 35 18 OUT IN Stage 1 Stage 2 Stage 3 300 70 2.8k 100 2.8k V3 100 LNA V2 Vg=-0.3V Vd=4.5V 25 8 LO 1.8k 1.5k 300 LO IN Stage 1 Stage 2 1.5k 2k 780 300 LO OUT B=-5V Ref. : DSCHR3662-QDG9169 - 18 Jun 09 15/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 CHR3662-QDG Evaluation mother board 7-16GHz Down Converter Compatible with the proposed footprint. Based on typically Ro4003 / 8mils or equivalent. Using a microstrip to coplanar transition to access the package. Recommended for the implementation of this product on a module board. Decoupling capacitors of 10nF 10% are recommended for all DC accesses. (See application note AN0017 for details). Proposed Assembly board "97342" for the 24L-QFN4x4 products characterization Decoupling capacitor: 10nF Hybrid coupler Anaren 90 2-4GHz V2 V3 VG VGM VD B Ordering Information QFN 4x4 RoHS compliant package: CHR3662-QDG/XY Stick: XY = 20 Tape & reel: XY = 21 Information furnished is believed to be accurate and reliable. However United Monolithic Semiconductors S.A.S. assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of United Monolithic Semiconductors S.A.S.. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. United Monolithic Semiconductors S.A.S. products are not authorised for use as critical components in life support devices or systems without express written approval from United Monolithic Semiconductors S.A.S. Ref. : DSCHR3662-QDG9169 - 18 Jun 09 16/16 Specifications subject to change without notice Route Departementale 128, BP46 - 91401 ORSAY Cedex - FRANCE Tel.: +33 (0) 1 69 33 03 08 - Fax: +33 (0) 1 69 33 03 09 |
Price & Availability of CHR3662-QDG
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |