 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| T R I Q U I N T S E M I C O N D U C T O R, I N C . V DD N.C. G ND O UT1 N O UT1 O UT2 N O UT2 O UT3 N O UT3 O UT4 N O UT4 G ND O UT5 N O UT5 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 IN NIN VD D OU T10 NO U T10 OU T9 NO U T9 OU T8 NO U T8 OU T7 NO U T7 OU T6 NO U T6 VD D TQ8710 1.5GHz/2.7 Gb/s 1:10 50W Driver/Buffer Features * 1.5 GHz or 2.7Gb/s * Single +3.3V Power Supply * Differential LVPECL/ECL levels * 50ps output-output skew * 1pS RMS additive jitter * Off-chip input termination for daisy chain applications * May be AC or DC coupled * 28-pin TSSOP surface mounted package The TQ8710 is a 1 input to 10 output buffer utilizing a 3.3V single power supply and differential LVPECL/ECL input and output signal levels. The device is well suited to high speed clock fanout applications where low skew and low additive jitter are important considerations. The device is capable of either direct coupled LVPECL/ECL interfacing or AC coupled operation. Minimum differential signal sensitivity of 200mVp-p allows the device to be AC coupled to most types of balanced high speed signalling levels. The device is suitable for driving 50W transmission lines, including stripline, microstrip, coax structures and cables. The device is packaged in a plastic TSSOP package which addresses thermal management through the use of a metal tab on the bottom center of the package. This tab is utilized as a required Vdd power supply connection as well as a thermal path to the host circuit board. Applications * Clock distribution to 1.5 GHz * Data distribution to 2.7 Gb/S * CMOS backplane buffering * 50W Backplane driver * 50W Coax driver For additional information and latest specifications, see our website: www.triquint.com 1 TQ8710 DATA SHEET Specifications Table 1. Absolute Maximum Ratings4 Parameter Storage Temperature Junction Temperature Case Temperature w/bias Supply Voltage Voltage to any input Voltage to any output Current to any LVTTL input Current to any LVPECL input Current from any output Power Dissipation of output (1) (2) (2) (2) (2) (2) (2) (3) Notes Symbol Tstore TCH TC VDD Vin Vout Iin Iin Iout Pout Minimum -65 -65 0 0 -0.5 -0.5 -1.0 -1.0 Nominal Maximum 150 150 100 5.5 VDD + 0.5 VDD + 0.5 1.0 1.0 40.0 50.0 Unit C C C V V V mA mA mA mW Notes: 1. Tc is measured at case top. 2. All voltages are measured with respect to GND pin(0V) and are continuous. 3. Pout = (VDD - Vout ) x Iout . 4. Absolute maximum ratings, as detailed in this table, are the ratings beyond which the device's performance may be impaired and/or permanent damage to the device may occur. Table 2. Recommended Operating Conditions 4 Symbol TC VDD IDD VTT RLOAD Parameter Operating Case Temperature Positive Supply Voltage Positive Supply Current Load Termination Supply Voltage Output Termination Load Resistance Min 0 3.14 Typ -- -- VDD - 2.0 50 Max 85 3.46 300 Units Notes 1 3 2 2 C V mA V W Notes: 1. Package thermal pad to be soldered to PCB. 2. The VTT and RLOAD combination is subject to maximum output current and power restrictions. Note that the value shown is for DC coupled LVPECL I/O. 3. Outputs open. 4. Functionality and/or adherence to electrical specifications is not implied when the device is subjected to conditions that exceed, singularly or in combination, the operating range specified. 2 For additional information and latest specifications, see our website: www.triquint.com TQ8710 DATA SHEET Table 3. DC Characteristics--LVPECL I/O 3 Parameter Input common mode voltage range Input differential voltage (pk-pk) Output common mode voltage range Output differential voltage (pk-pk) Equivalent Input resistance Input capacitance Output capacitance ESD breakdown rating Condition (1) (1,2) Symbol VICOM VIDIFF VOCOM VODIFF RIN CIN COUT VESD Minimum VDD - 1500 600 VDD-1500 1200 -- -- -- 1000 Nominal -- -- -- -- 50 0.5 0.5 -- Maximum VDD - 1100 2400 VDD - 1100 2400 -- -- -- -- Unit mV mV mV mV pF pF V KW Notes: 1. Differential Input Peak-Peak = 2| Vin - NVin |. LVDS signals up to 622MHz can be AC coupled, see application note #1. The minimum input sensitivity under these conditions is 500mV. 2. RLOAD = 50 ohms to VTT = VDD - 2.0V. 3. Specifications apply over recommended operating ranges. Table 4. AC Characteristics Parameter Data Rate/port Clock Rate/port Input pulse width Rise/Fall time 20-80% Jitter (pk-pk) Jitter (RMS-fixed frequency) (1) (2) Tpw Tr/f Tjitter Tjitter Condition Symbol Minimum 2.7 1.5 333 -- -- -- -- 100 6 0.6 -- 150 10 1 Nominal Maximum Unit Gb/s GHz ps ps ps ps Notes: 1. Measured at crossing point of true and complement 2. Crossing of (On) - (NOn) measured with 223 - 1 PRBS, measured over extended time. Table 5. Timing Specifications Parameter Channel Propagation Delay Ch-to-Ch Prop. Delay Skew Notes: Condition (1) (1) Symbol Tpd Tskew Minimum -- -- Nominal -- -- Maximum 1000 50 Unit ps ps 1. Measured at crossing point of true and complement For additional information and latest specifications, see our website: www.triquint.com 3 TQ8710 DATA SHEET Table 6. TQ8710 Pin Descriptions Signal Type Pin Number Description Input Ports IN,NIN DLVPECL Input 28,27 True and Complement DLVPECL Clock/Data In. Output Ports OUT1,NOUT1 OUT2,NOUT2 OUT3,NOUT3 OUT4,NOUT4 OUT5,NOUT5 OUT6,NOUT6 OUT7,NOUT7 OUT8,NOUT8 OUT9,NOUT9 OUT10,NOUT10 DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output DLVPECL Output 4,5 6,7 8,9 10,11 13,14 17,16 19,18 21,20 23,22 25,24 True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out True and Complement DLVPECL Clock/Data Out Power Pins Signal VDD GND N/C Description Positive Power Supply Negative Power Supply Do Not Connect Pin Number 1, 15, 26, Package Down Paddle (required) 3, 12 2 4 For additional information and latest specifications, see our website: www.triquint.com TQ8710 DATA SHEET Application notes 1. Recommended LVDS to TQ8710 interface for AC balanced signals above 100KHz. +3.3V 680 0.01F 680 LVDS 100 0.01F TQ8710 1050 1050 2. Power supply connections for ECL operation. Vtt = -2.0V 50 50 Vdd TQ8710 ECL input device GND -3.3V -3.3V For additional information and latest specifications, see our website: www.triquint.com 5 |
Price & Availability of TQ8710
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |