Part Number Hot Search : 
5962F9 053308 MLL5227B L4957A T9G01812 RP730060 EP8290 2SK3755
Product Description
Full Text Search
 

To Download TC55W1600FT-70 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 TC55W1600FT-55,-70
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
1,048,576-WORD BY 16-BIT/2,097,152-WORD BY 8-BIT FULL CMOS STATIC RAM DESCRIPTION
The TC55W1600FT is a 16,777,216-bit static random access memory (SRAM) organized as 1,048,576 words by 16 bits/2,097,152 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.1 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.5 A standby current (at VDD = 3.0 V, Ta = 25C, maximum) when chip enable ( CE1 ) is asserted high or (CE2) is asserted low. There are three control inputs. CE1 and CE2 are used to select the device and for data retention control, and output enable ( OE ) provides fast memory access. Data byte control pin ( LB , UB ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating range of -40 to 85C, the TC55W1600FT can be used in environments exhibiting extreme temperature conditions. The TC55W1600FT is available in a plastic 48-pin thin-small-outline package (TSOP).
FEATURES
* * * * * * * Low-power dissipation Operating: 9.3 mW/MHz (typical) Single power supply voltage of 2.3 to 3.1 V Power down features using CE1 and CE2 Data retention supply voltage of 1.5 to 3.1 V Direct TTL compatibility for all inputs and outputs Wide operating temperature range of -40 to 85C Standby Current (maximum):
3.1 V 3.0 V 10 A 5 A
*
Access Times (maximum):
TC55W1600FT -55 Access Time
CE1 Access Time
-70 70 ns 70 ns 70 ns 35 ns
55 ns 55 ns 55 ns 30 ns
CE2 Access Time
OE Access Time
*
Package: TSOP 48-P-1220-0.50 (Weight: 0.52 g typ)
PIN ASSIGNMENT (TOP VIEW)
48 PIN TSOP
PIN NAMES
A0~A19 1 48 A-1~A19
CE1 , CE2
Address Inputs (Word Mode) Address Inputs (Byte Mode) Chip Enable Read/Write Control Output Enable Data Byte Control Data Inputs/Outputs Byte (x8 mode) Enable Power Ground No Connection Not Used (Input)
R/W
OE
LB , UB 24 (Normal) 25 I/O1~I/O16
BYTE
VDD GND NC NU
*: NU pin must be open or connected to GND. Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name 1 A15 17 A17 33 I/O3 2 A14 18 A7 34 I/O11 3 A13 19 A6 35 I/O4 4 A12 20 A5 36 I/O12 5 A11 21 A4 37 VDD 6 A10 22 A3 38 I/O5 7 A9 23 A2 39 8 A8 24 A1 40 9 A19 25 A0 41 10 NC 26
CE1
11 R/W 27 GND 43
12 CE2 28
OE
13 NU 29 I/O1
14
UB
15 LB 31 I/O2
16 A18 32 I/O10 48 A16
30 I/O9
42
44
I/O13 I/O6
I/O14 I/O7
I/O15 I/O8
45 46 47 I/O16 GND BYTE /A-1
2002-02-12
1/13
TC55W1600FT-55,-70
BLOCK DIAGRAM
CE A19 A18 A8 A9 A10 A11 A12 A13 A14 A15 A7 A17 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 I/O16 VDD GND MEMORY CELL ARRAY 4,096 x 256 x 16 (16,777,216)
ROW ADDRESS BUFFER
ROW ADDRESS REGISTER
ROW ADDRESS DECODER
SENSE AMP DATA OUTPUT BUFFER CE A-1 A5 A0 A3 A1 A2 A6 A16 A4 DATA INPUT BUFFER
COLUMN ADDRESS DECODER COLUMN ADDRESS REGISTER COLUMN ADDRESS BUFFER CLOCK GENERATOR
CE1 CE2
LB
CE
UB WE OE
BYTE
DATA OUTPUT BUFFER
DATA INPUT BUFFER
2002-02-12
2/13
TC55W1600FT-55,-70
OPERATING MODE
MODE
CE1
CE2 H H H H H H H H H H H H * L *
OE
R/W H H H H L L L L H H H H * * *
BYTE L H H H L H H H L H H H H or L H or L H
LB * L H L * L H L * L H L * * H
UB
I/O1~I/O8 Output Output High-Z Output Input Input High-Z Input High-Z High-Z High-Z High-Z High-Z High-Z High-Z
I/O9~I/O15 High-Z Output Output High-Z High-Z Input Input High-Z High-Z High-Z High-Z High-Z High-Z High-Z High-Z A-1
I/O16
POWER IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDO IDDS IDDS IDDS
L Read L L L L Write L L L L Output Deselect L L L H Standby * * * = don't care H = logic high L = logic low
L L L L * * * * H H H H * * *
* L L H * L L H * L L H * * H
Output Output High-Z A-1 Input Input High-Z A-1 High-Z High-Z High-Z High-Z High-Z High-Z
MAXIMUM RATINGS
SYMBOL VDD VIN VI/O PD Tsolder Tstg Topr Power Supply Voltage Input Voltage Input/Output Voltage Power Dissipation Soldering Temperature (10s) Storage Temperature Operating Temperature RATING VALUE -0.3~3.9 -0.3~3.9 -0.5~VDD + 0.5 0.6 260 -55~150 -40~85 UNIT V V V W C C C
DC RECOMMENDED OPERATING CONDITIONS (Ta = -40 to 85C)
SYMBOL VDD VIH VIL VDH PARAMETER Power Supply Voltage Input High Voltage Input Low Voltage Data Retention Supply Voltage MIN 2.3 2.2 -0.3 1.5 TYP MAX 3.1 VDD + 0.3 VDD x 0.22 3.1 UNIT V V V V
2002-02-12
3/13
TC55W1600FT-55,-70
DC CHARACTERISTICS (Ta = -40 to 85C, VDD = 2.3 to 3.1 V)
SYMBOL IIL IOH IOL ILO PARAMETER Input Leakage Current Output Low Current Output Leakage Current VIN = 0 V~VDD TEST CONDITION MIN -1.0 1.0 55 ns tcycle 70 ns 1 s 55 ns tcycle 70 ns 1 s TYP 0.05 MAX UNIT 1.0 1.0 60 50 10 55 45 5 2 1 10 0.5 1 5 A mA mA mA A mA mA A
Output High Current VOH = VDD - 0.4V VOL = 0.4 V
CE1 = VIH or CE2 = VIL or LB = UB = VIH or R/W = VIL or OE = VIH, VOUT = 0 V~VDD CE1 = VIL, CE2 = VIH, R/W = VIH, LB = UB = VIL, IOUT = 0 mA Other Input = VIH/VIL
lDDO1 Operating Current lDDO2
CE1 = 0.2 V, CE2 = VDD - 0.2 V R/W = VDD - 0.2 V, LB = UB = 0.2 V, IOUT = 0 mA Other Input = VDD - 0.2 V/0.2 V
IDDS1
1) CE1 = VIH or CE2 = VIL (at BYTE VDD - 0.2 V or 0.2 V) 2) LB = UB = VIH (at BYTE VDD - 0.2 V) 1) CE1 = VDD - 0.2 V, CE2 = VDD - 0.2 V (at BYTE VDD - 0.2 V or 0.2 V) Standby Current Ta = 25C VDD = 3.1 V Ta = -40~85C Ta = 25C VDD = 3.0 V Ta = -40~40C Ta = -40~85C
IDDS2
2) CE2 = 0.2 V (at BYTE VDD - 0.2 V or 0.2 V) 3) LB = UB = VDD - 0.2 V, CE1 = 0.2 V, CE2 = VDD - 0.2 V (at BYTE VDD - 0.2 V)
CAPACITANCE (Ta = 25C, f = 1 MHz)
SYMBOL CIN COUT Note: PARAMETER Input Capacitance Output Capacitance VIN = GND VOUT = GND TEST CONDITION MAX 10 10 UNIT pF pF
This parameter is periodically sampled and is not 100% tested.
2002-02-12
4/13
TC55W1600FT-55,-70
(Ta = -40 to 85C, VDD = 2.7 to 3.1 V) READ CYCLE
TC55W1600FT SYMBOL PARAMETER MIN tRC tACC tCO1 tCO2 tOE tBA tCOE tOEE tBE tOD tODO tBD tOH Read Cycle Time Address Access Time Chip Enable( CE1 ) Access Time Chip Enable(CE2) Access Time Output Enable Access Time Data Byte Control Access Time Chip Enable Low to Output Active Output Enable Low to Output Active Data Byte Control Low to Output Active Chip Enable High to Output High-Z Output Enable High to Output High-Z Data Byte Control High to Output High-Z Output Data Hold Time 55 5 0 0 10 -55 MAX 55 55 55 30 55 25 25 25 MIN 70 5 0 0 10 -70 MAX 70 70 70 35 70 30 30 30 ns UNIT
AC CHARACTERISTICS AND OPERATING CONDITIONS
WRITE CYCLE
TC55W1600FT SYMBOL PARAMETER MIN tWC tWP tCW tBW tAS tWR tODW tOEW tDS tDH Write Cycle Time Write Pulse Width Chip Enable to End of Write Data Byte Control to End of Write Address Setup Time Write Recovery Time R/W Low to Output High-Z R/W High to Output Active Data Setup Time Data Hold Time 55 45 50 50 0 0 0 25 0 -55 MAX 20 MIN 70 50 60 60 0 0 0 30 0 -70 MAX 25 ns UNIT
AC TEST CONDITIONS
PARAMETER Output load Input pulse level Timing measurements Reference level t R, t F TEST CONDITION 30 pF + 1 TTL Gate VDD - 0.2 V, 0.2 V VDD x 0.5 VDD x 0.5 5 ns
2002-02-12
5/13
TC55W1600FT-55,-70
(Ta = -40 to 85C, VDD = 2.3 to 3.1 V) READ CYCLE
TC55W1600FT SYMBOL PARAMETER MIN tRC tACC tCO1 tCO2 tOE tBA tCOE tOEE tBE tOD tODO tBD tOH Read Cycle Time Address Access Time Chip Enable( CE1 ) Access Time Chip Enable(CE2) Access Time Output Enable Access Time Data Byte Control Access Time Chip Enable Low to Output Active Output Enable Low to Output Active Data Byte Control Low to Output Active Chip Enable High to Output High-Z Output Enable High to Output High-Z Data Byte Control High to Output High-Z Output Data Hold Time 70 5 0 0 10 -55 MAX 70 70 70 35 70 30 30 30 MIN 85 5 0 0 10 -70 MAX 85 85 85 45 85 35 35 35 ns UNIT
AC CHARACTERISTICS AND OPERATING CONDITIONS
WRITE CYCLE
TC55W1600FT SYMBOL PARAMETER MIN tWC tWP tCW tBW tAS tWR tODW tOEW tDS tDH Write Cycle Time Write Pulse Width Chip Enable to End of Write Data Byte Control to End of Write Address Setup Time Write Recovery Time R/W Low to Output High-Z R/W High to Output Active Data Setup Time Data Hold Time 70 50 60 60 0 0 0 30 0 -55 MAX 25 MIN 85 55 70 70 0 0 0 35 0 -70 MAX 30 ns UNIT
AC TEST CONDITIONS
PARAMETER Output load Input pulse level Timing measurements Reference level t R, t F TEST CONDITION 30 pF + 1 TTL Gate VDD - 0.2 V, 0.2 V VDD x 0.5 VDD x 0.5 5 ns
2002-02-12
6/13
TC55W1600FT-55,-70
BYTE FUNCTION
SYMBOL tBS tBR BYTE Setup Time BYTE Recovery Time PARAMETER MIN 5 5 MAX UNIT ms ms
TIMING DIAGRAMS
BYTE
CE2
CE1
tBS BYTE
tBR
2002-02-12
7/13
TC55W1600FT-55,-70
READ CYCLE
(See Note 1)
tRC Address
A0~A19 (Word Mode) A-1~A19 (Byte Mode)
tACC tCO1
CE1
tOH
tCO2 CE2 tOE
OE
tOD
tBA
UB , LB
tODO
DOUT I/O1~16 (Word Mode)
I/O1~8 (Byte Mode)
tBE tOEE Hi-Z tCOE INDETERMINATE
tBD VALID DATA OUT Hi-Z
WRITE CYCLE 1 (R/W CONTROLLED)
(See Note 4)
tWC Address
A0~A19 (Word Mode) A-1~A19 (Byte Mode)
tAS R/W tCW
CE1
tWP
tWR
tCW CE2 tBW
UB , LB
tODW DOUT
I/O1~16 (Word Mode) I/O1~8 (Byte Mode)
tOEW Hi-Z tDS tDH (See Note 5) (See Note 3)
(See Note 2)
DIN
I/O1~16 (Word Mode) I/O1~8 (Byte Mode)
(See Note 5)
VALID DATA IN
2002-02-12
8/13
TC55W1600FT-55,-70
WRITE CYCLE 2 ( CE1 CONTROLLED)
(See Note 4)
tWC Address
A0~A19 (Word Mode) A-1~A19 (Byte Mode)
tAS R/W tCW
CE1
tWP
tWR
tCW CE2 tBW
UB , LB
tBE DOUT I/O1~16 (Word Mode)
I/O1~8 (Byte Mode)
tODW Hi-Z tDS tDH
Hi-Z
tCOE
DIN I/O1~16 (Word Mode)
I/O1~8 (Byte Mode)
(See Note 5)
VALID DATA IN
WRITE CYCLE 3 (CE2 CONTROLLED)
(See Note 4)
tWC Address
A0~A19 (Word Mode) A-1~A19 (Byte Mode)
tAS R/W tCW
CE1
tWP
tWR
tCW CE2 tBW
UB , LB
tBE DOUT I/O1~16 (Word Mode)
I/O1~8 (Byte Mode)
tODW Hi-Z tDS tDH
Hi-Z
tCOE
DIN I/O1~16 (Word Mode)
I/O1~8 (Byte Mode)
(See Note 5)
VALID DATA IN
2002-02-12
9/13
TC55W1600FT-55,-70
WRITE CYCLE 4 ( UB, LB CONTROLLED)
(See Note 4)
tWC Address
A0~A19 (Word Mode)
tAS R/W tCW
CE1
tWP
tWR
tCW CE2 tBW
UB , LB
tBE DOUT I/O1~16 (Word Mode) Hi-Z
tODW Hi-Z tDS tDH
tCOE
DIN I/O1~16 (Word Mode)
(See Note 5)
VALID DATA IN
Note: (1) (2) (3) (4) (5)
R/W remains HIGH for the read cycle. If CE1 or UB / LB goes LOW (or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance. If CE1 or UB / LB goes HIGH (or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance. If OE is HIGH during the write cycle, the outputs will remain at high impedance. Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.
2002-02-12
10/13
TC55W1600FT-55,-70
DATA RETENTION CHARACTERISTICS (Ta = -40 to 85C)
SYMBOL VDH PARAMETER Data Retention Supply Voltage VDH = 3.1 V Ta = -40~85C IDDS2 Standby Current VDH = 3.0 V Ta = -40~40C Ta = -40~85C MIN 1.5 0 tRC
(See Note)
TYP
MAX 3.1 10 1 5
UNIT V
A
tCDR tR Note:
Chip Deselect to Data Retention Mode Time Recovery Time Read cycle time
ns ns
CE1, UB / LB CONTROLLED DATA RETENTION MODE
VDD
(See Note 1,4)
VDD 2.3 V
DATA RETENTION MODE
(See Note 2) VIH
CE1
(See Note 2) VDD - 0.2 V tR
tCDR
or UB / LB GND
CE2 CONTROLLED DATA RETENTION MODE
VDD
(See Note 3)
VDD 2.3 V CE2 VIH VIL GND
DATA RETENTION MODE
tCDR 0.2 V
tR
Note: (1) (2) (3) (4)
In CE1 or UB / LB controlled data retention mode, minimum standby current mode is entered when CE2 0.2 V or CE2 VDD - 0.2 V. When CE1 or UB / LB is operating at the VIH minimum level, the operating current is given by IDDS1 during the transition of VDD from 3.1 V to 2.4 V. In CE2 controlled data retention mode, minimum standby current mode is entered when CE2 0.2 V. In UB / LB controlled data retention mode, minimum standby current mode is entered when CE1 /CE2 0.2 V or CE1 /CE2 VDD - 0.2 V.
2002-02-12
11/13
TC55W1600FT-55,-70
PACKAGE DIMENSIONS
Weight: 0.52 g (typ)
2002-02-12
12/13
TC55W1600FT-55,-70
RESTRICTIONS ON PRODUCT USE
000707EBA
* TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. * The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. * The products described in this document are subject to the foreign exchange and foreign trade laws. * The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. * The information contained herein is subject to change without notice.
2002-02-12
13/13


▲Up To Search▲   

 
Price & Availability of TC55W1600FT-70

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X