View U7006B_1006668.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

U7006B
DECT SiGe Front End IC
Description
The U7006B is a monolithic SiGe transmit/receive front end IC with power amplifier, internally 50- matched, low-noise amplifier and T/R switch driver. It is especially designed for operation in TDMA systems like DECT. Due to the ramp-control feature and a very low quiescent current an external switch transistor for VS is not required.
Electrostatic sensitive device. Observe precautions for handling.
Features
D Single 3-V supply voltage D High-power-added efficient power amplifier (Pout typ. 26.5 dBm) D Ramp-controlled output power D Low-noise preamplifier (NF typ. 1.8 dB) D Biasing for external PIN diode T/R switch D Current-saving standby mode D Few external components
Block Diagram
VS_PA V1_PA
PA PA_IN RAMP LNA LNA_IN TX/RX Standby control T/R Switch driver SWITCH_OUT V2_PA_OUT
LNA_OUT RX_ON
PU
R_SWITCH
14674
Figure 1. Block diagram
Ordering Information
Extended Type Number U7006B-MLB U7006B-MLBG3 PSSOP16 PSSOP16 Package Tube Taped and reeled Remarks
Rev. A2, 06-Sep-00
1 (9)
Preliminary Information
U7006B
Pin Description
AAAA A A AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AAAAAAAAAA AAAAAAAAAAAAAAAA A AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AA AAAA A A AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AAAAAAAAAA AAAAAAAAAAAAAAAA A AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AA AAAA A A AA A AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AA AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AAAAAAAAAA AAAAAAAAAAAAAAAA AA AAAA A AA AA A AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AA A AA A AAAAA AAAAAAAAAA AAAAAAAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAAAAAAA
A A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA AAAAAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA AAAAAAA A AAAAAAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA AAAAAAA A A A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA AAAAAAAAA AAAAA A A A AA A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA A A AAAAAAAAAA AAAAAA AAAAAAAAA AAAAA A AAAAAAAAAA A AA A AAAAAAAAAA AAAAAA AAAAAAA A AAAAAAAAAA A A AAAAAAAAAA AAAAAA AAAAAAA A
1 2 3 4 5 6 7 8 9 R_SWITCH Resistor to GND sets the PIN diode current SWITCH_OUT Switched current output for PIN diode GND1 Ground LNA_IN V1_PA Low-noise amplifier input Inductor to power supply for power amplifier V2_PA_OUT Inductor to power supply and matching network for power amplifier output Supply voltage for power amplifier Power amplifier input VS_PA RAMP PA_IN 10 11 12 13 14 15 16 Power-ramping control input VS_LNA GND2 Supply-voltage input for lownoise amplifier Ground Low-noise amplifier output RX active high Power-up active high LNA_OUT RX_ON PU
Pin
Symbol
Function
R_SWITCH
1
16 15 14 13
PU RX_ON LNA_OUT GND2 VS_LNA PA_IN RAMP VS_PA
SWITCH_OUT 2 GND1 3 LNA_IN 4
U7006B
V1_PA 5 V2_PA_OUT V2_PA_OUT V2_PA_OUT 6 7 8 12 11 10 9
Figure 2. Pinning
Absolute Maximum Ratings
Parameter
All voltages refer to GND (Pin 3 and slug) Symbol VS Tj Value 5.0 Unit V C C
Supply voltage
(no RF)
Pins 6, 10, 13 and 16
Junction temperature Storage temperature
150
Tstg
-40 to +125 +10 -5
Input power PA Pin 11
PinPA
dBm dBm
Input power LNA Pin 4
PinLNA
ESD protection according to ESD-S5.2-1994
Class M1
Thermal Resistance
Junction ambient
Parameter
Symbol RthJA
Value 30
Unit K/W
2 (9)
Rev. A2, 06-Sep-00
Preliminary Information
AAA A A AA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA AA AAA AAA AAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AA A AAAA AAA AA AA AAA AAA AAAAAAAAAAAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AA AA AAA A A AA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AA A A AA A AA AAA A A AA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA AA A AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA A AA AAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A A A AA A AA A AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A A A A AA A AA AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A A A A AA A AA AA AAAAA A AA A A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAA A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A A AA A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA AA AAA AAA AAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
Test conditions (unless otherwise specified): VS = 3.0 V, Tamb = 25C, cw mode
AA AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AAA A A A A AA A A A A AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A A A A AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A A A A AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A AA AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A A A A AAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A A A A
All voltages refer to GND (Pins 3, 13 and slug). Power supply points are VS_LNA, VS_PA, V1_PA, V2_PA_OUT. The following table represents the sum of all supply currents depending on of the TX/RX mode.
Rev. A2, 06-Sep-00
Electrical Characteristics
Operating Range
Switch-out current output p
T/R-switch driver (current programming by external resistor from R_SWITCH to GND)
Stability (no harmonic emission)
Max. input power
Harmonics @P 1dB
Output matching
Input matching
Saturated output power
Power-added efficiency
Ramping current
Ramping voltage
Gain-control range
Power gain
Frequency range
Standby current
Supply current pp y
Supply voltage
Power amplifier
Ambient temperature
Standby current
Supply current
Supply voltage
Supply voltage
Parameter
2)
2)
1)
TX RX PU = 0
Pin 12
Pins 5, 6, 7, 8 and 9
Parameter
Preliminary Information
TX @ 33 kW TX @ 1.2 kW TX @ 100 W RX Standby
TX Pin 6, 7, 8 Pin = 2 dBm, VRAMP = 2 V VSWRout <10:1 (all phases)
TX
TX
TX
TX, referred to Pins 6, 7, 8 VS = 3.6 V
TX
TX, power gain (max) Pin 10
TX
TX Pin 11 to Pins 6, 7, 8
TX
Standby
RX (PA off)
TX
Test Conditions / Pins
Pins 5, 6, 7, 8 and 9
Pins 6, 7, 8
Pins 6, 7, 8
Pin 11
Pin 11
Pin 2
Symbol
Tamb
VS
VS
IS IS IS
IS_O_standby
VRAMP max
VSWRout
VSWRin
IS_standby
IS_O_33k
IS_O_1k2
IS_O_100
IS_O_RX
Symbol
IRAMP
IS_RX
IS_TX
2 fo 3 fo PinPA
Gp
PAE
Psat
Gp
VS
f
Min.
-25
2.7
2.7
Min.
1.88
2.7
Typ.
+25
350 8 10
3.6
3.0
<2.0: 1 <2.0: 1
Typ.
26.5
-60
-30
350
0.5
2.1
3.0
10
10
40
48
28
3
1
U7006B
Max.
+70
4.6
4.6
Max.
1.94
2.0
4.6
10
10
2
2
Unit
mA mA mA
dBm
dBm
C
GHz
Unit
dBc
dBc
V
V
mA
mA
mA
mA
mA
A
A
A
A
dB
dB
3 (9) % V V
U7006B
Electrical Characteristics (continued)
Test conditions (unless otherwise specified): VS = 3.0 V, Tamb = 25C, cw mode Parameter Test Conditions / Pins Pin 12 Symbol VS IS IS IS f Min. 2.7 Typ. 3.6 8 Max. 4.6 Unit V
( dBm )
Pout
AAA A A A A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAAAA AAAAAAAAA AAAAAAAAA AA AAA A A A A AA AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AAA AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A A AAAAAAAAAAA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AAA A A AA AAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA A A AA AAA AAA AAAAAAAAA AA AAAAAAAAAAAAAA AAAAAAAAA AAAAAAAAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
Low-noise amplifier Supply voltage Supply current
3)
All
RX
mA mA mA dB dB
Supply current (LNA and control logic) Standby current Frequency range Power gain Noise figure
TX (control logic active) Pin 12 Standby Pin 12 RX RX RX RX RX RX
300 1
10
1.88 17
1.94 2.0
GHz
Pin 4 to Pin 14
Gp
19 -7
NF
1.8
Gain compression Input matching
RX, referred to Pin 14
P1dB IIP3
dBm dBm
3rd-order input interception point Output matching High input level Low input level
-15
VSWRin
<2:1 <2:1
VSWRout ViH ViL IiH IiL
Logic input levels (RX_ON, PU)
= `1' = `0' = `1' = `0'
Pins 5 and 16
2.4 0
VS
V V
0.5
High input current Low input current Note: 1) 2) 3)
40 0
mA mA
Power amplifier shall be unconditional stable, maximum load mismatch and duration: t.b.d. With external matching network (see figure 13) Low-noise amplifier shall be unconditional stable
Control Logic
PU Power up Standby
30 20 VS_PA 10 0 -10 -20 0.0
14204
RX_ON RX mode TX mode 1 0
1 0
Input / Output Circuits
9
11 PA_IN
13 0.5 1.0 2.0 VRAMP ( V ) 1.5 2.5 3.0 GND
14206
Figure 3. Output power vs. ramp voltage
Figure 4.
4 (9)
Rev. A2, 06-Sep-00
Preliminary Information
U7006B
Input / Output Circuits (continued)
9 VS_PA 12 VS_LNA
10 RAMP 4 Slug GND
14207
LNA_IN 3 GND
14210
Figure 5.
12 5 V1_PA VS_LNA
Figure 8.
14 LNA_OUT
Slug GND
14208
Slug GND
14211
Figure 6.
Figure 9.
6, 7, 8 V2_PA_OUT
9 VS_PA
2 SWITCH_OUT 1 R_SWITCH Slug GND
14209
Slug GND
14212
Figure 7.
Figure 10.
Rev. A2, 06-Sep-00
5 (9)
Preliminary Information
U7006B
Input / Output Circuits (continued)
12 VS_LNA 12 VS_LNA
15 RX_ON
16 PU
14213
14214
Figure 11.
Figure 12.
Typical Application Circuit
LNA_OUT PU RX_ON PA_IN RAMP
PCB
16
15
14
13
12
11
10
9
U7006B
TX/RX standby control TX
LNA PA 1 2 3 4 5 6
Harmonic termination PCB
7
8
PCB
diel. BPF
VS
PCB
Microstripline /4
Antenna
Figure 13. Typical schematic
6 (9)
Rev. A2, 06-Sep-00
Preliminary Information
U7006B
Application Board
Figure 14. U7006B application board schematic
LNA_OUT
PA_IN
RAMP
22nH
1nF
GND
1.1 pF 0.9 pF 0R 0R LED 2k7 0R 390R 56pF 0R V1PA 18nH 56pF 56pF 1nF 1nF 1mF 1mF V2PA
0R 0R
PA
VccPA 0R LNA_IN PA_OUT TMK9821 14235
Figure 15. U7006B application board layout
Rev. A2, 06-Sep-00
SWITCH_OUT
4.7 mF
VS_LNA
0R
56pF56pF
LNA
PU
0R 56pF
RX_ON
DECT Frontend 100pF
100pF
0R
2.7pF
4.7 mF 0R 2.2nH
7 (9)
Preliminary Information
U7006B
Package Information
8 (9)
Rev. A2, 06-Sep-00
Preliminary Information
U7006B
Ozone Depleting Substances Policy Statement
It is the policy of TEMIC Semiconductor GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs). The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents. 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively. TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.
8.
We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. Data sheets can also be retrieved from the Internet: http://www.temic-semi.com
TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423
Rev. A2, 06-Sep-00
9 (9)
Preliminary Information

▲Up To Search▲

Price & Availability of U7006B

	To Download U7006B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .