Part Number Hot Search : 
1N3321RB 216063 MCL10 4XS46D1 XDS560R VCH24 FSJ9160 ISL79988
Product Description
Full Text Search
 

To Download SDAS032A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
* * * *
* *
*
Package Options Include Plastic Small Outline Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs Buffered 3-State Outputs Drive Bus Lines Directly Cascadable to n-Bits Eight Selectable Transceiver/Port Functions: - B to A - Register to A and/or B - Off-Line Shifts (A and B Ports in High-Impedance State) - Shifted to A and/or B Particularly Suitable for Use in Diagnostics Analysis Circuitry Serial Register Provides: - Parallel Storage of Either A or B input Data - Serial Transmission of Data from Either A or B Port - Readback Mode B to A Dependable Texas Instruments Quality and Reliability
SN54AS856 . . . JT PACKAGE SN74AS856 . . . DW OR NT PACKAGE (TOP VIEW)
OEB OEA MODE A1 A2 A3 A4 A5 A6 A7 A8 GND
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
VCC CLK SERIN B1 B2 B3 B4 B5 B6 B7 B8 Q8
SN54AS856 . . . FK PACKAGE SN74AS856 . . . FN PACKAGE (TOP VIEW)
MODE OEA OEB NC VCC CLK SERIN A1 A2 A3 NC A4 A5 A6
5 6 7 8 9 4 3 2 1 28 27 26 25 24 23 22
description
21 The 'AS856 features two 8-bit I/O ports (A1-A8 10 20 and B1-B8), an 8-bit parallel-load, serial-in, 11 19 parallel-out shift register, and control logic. With 12 13 14 15 16 17 18 these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three control lines OEA, OEB, and MODE. These NC - No internal connection functions include: transferring data from port A to port B or vice versa (i.e., the transceiver function), serial shifting data to either or both ports, and performing off-line shifts (with A and B ports active as transceivers in a high-impedance state). Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS856 is ideally suited for applications needing signature-analysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3-state except for Q8, which is a totem-pole output.
B1 B2 B3 NC B4 B5 B6
The SN54AS856 is characterized for operation over the full military temperature range of - 55C to 125C. The SN74AS856 is characterized for operation from 0C to 70C.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
A7 A8 GND NC Q8 B8 B7
Copyright (c) 1985, Texas Instruments Incorporated
1
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANCEIVER PORT CONTROLLERS
FUNCTION TABLE
MODE CLOCK MODE L L L L L L L L H H OEA L L L L H H H H L L L L L L H H H H H H OEB L L H H L L H H L L L H H H L L L H H H H or L H or L H or L H or L H or L H or L H or L H or L X X X X X X X X X H L X H L X H L X H L Q1 Q1 B1 B1 Z Z Z Z Q1 H L Q1 H L Z Z Z Z Z Z Q1 Q1 Q1 B1 Q1 A1 Q1 A1 Qn H L Qn H L Qn H L Qn H L H H H L L L L L L L L L L L L L L L L L Q2 Q2 B2 B2 Z Z Z Z Q2 Q1 Q1 Q2 Q1 Q1 Z Z Z Z Z Z Q2 Q2 Q2 B2 Q2 A2 Q2 A2 Qn Q1 Q1 Qn Q1 Q1 Qn Q1 Q1 Qn Q1 Q1 Q2 Q2 Z Z Q2 A2 Z Z Q2 Q1 Q1 Z Z Z Q2 Q1 Q1 Z Z Z Q3 Q3 B3 B3 Z Z Z Z Q3 Q2 Q2 Q3 Q2 Q2 Z Z Z Z Z Z Q3 Q3 Q3 B3 Q3 A3 Q3 A3 Qn Q2 Q2 Qn Q2 Q2 Qn Q2 Q2 Qn Q2 Q2 Q3 Q3 Z Z Q3 A3 Z Z Q3 Q2 Q2 Z Z Z Q3 Q2 Q2 Z Z Z Q4 Q4 B4 B4 Z Z Z Z Q4 Q3 Q3 Q4 Q3 Q3 Z Z Z Z Z Z Q4 Q4 Q4 B4 Q4 A4 Q4 A4 Qn Q3 Q3 Qn Q3 Q3 Qn Q3 Q3 Qn Q3 Q3 Q4 Q4 Z Z Q4 A4 Z Z Q4 Q3 Q3 Z Z Z Q4 Q3 Q3 Z Z Z Q5 Q5 B5 B5 Z Z Z Z Q5 Q4 Q4 Q5 Q4 Q4 Z Z Z Z Z Z Q5 Q5 Q5 B5 Q5 A5 Q5 A5 Qn Q4 Q4 Qn Q4 Q4 Qn Q4 Q4 Qn Q4 Q4 Q5 Q5 Z Z Q5 A5 Z Z Q5 Q4 Q4 Z Z Z Q5 Q4 Q4 Z Z Z Q6 Q6 B6 B6 Z Z Z Z Q6 Q5 Q5 Q6 Q5 Q5 Z Z Z Z Z Z Q6 Q6 Q6 B6 Q6 A6 Q6 A6 Qn Q5 Q5 Qn Q5 Q5 Qn Q5 Q5 Qn Q5 Q5 Q6 Q6 Z Z Q6 A6 Z Z Q6 Q5 Q5 Z Z Z Q6 Q5 Q5 Z Z Z Q7 Q7 B7 B7 Z Z Z Z Q7 Q6 Q6 Q7 Q6 Q6 Z Z Z Z Z Z Q7 Q7 Q7 B7 Q7 A7 Q7 A7 Qn Q6 Q6 Qn Q6 Q6 Qn Q6 Q6 Qn Q6 Q6 Q7 Q7 Z Z Q7 A7 Z Z Q7 Q6 Q6 Z Z Z Q7 Q6 Q6 Z Z Z Q8 Q8 B8 B8 Z Z Z Z Q8 Q7 Q7 Q8 Q7 Q7 Z Z Z Z Z Z Q8 Q8 Q8 B8 Q8 A8 Q8 A8 Qn Q7 Q7 Qn Q7 Q7 Qn Q7 Q7 Qn Q7 Q7 Q8 Feedback Q8 Z Z Q8 A8 Z A to Q Z Q8 Q7 Q7 Z Z Z Q8 Q7 Q7 Z Z Z Shift Shift To A and B Shift To A Shift To B B to A A to Q A to Q Q to B SERIN A1 Q1 B1 A2 Q2 B2 A3 Q3 B3 A4 Q4 B4 A5 Q5 B5 A6 Q6 B6 A7 Q7 B7 A8 Q8 B8 FUNCTION
2
POST OFFICE BOX 655303 * DALLAS, TEXAS 75265
H H H H H H H H H H
n = level of Qn(n = 1, 2 . . 8) established on most recent transition of CLK. Q1 through Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as the data travels from port to port are ignored in this table.
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
logic symbol
1 OEB 2 OEA 3 MODE CLK 23 (PORT CONTROLLER) EN3 EN4 M0 M1 Z2 1 Z6 Z7 4 8,0 9,1 A2 5 Z10 11,0 12,1 A3 A4 A5 A6 A7 A8 6 7 8 9 10 11 Z28 29,0 30,1 Pin numbers shown are for DW, JT, and NT packages. This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. 1 4 28 0,5D I=0 3 Z29 Z30 1 4 10 0,5D I=0 3 Z11 Z12 19 18 17 16 15 14 13 B3 B4 B5 B6 B7 B8 Q8 6 7 1,5D 0,5D SRG8 2 1/C5 I=0 3 Z8 Z9 20 B2 21 B1
22 SERIN 4 A1
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
3
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
logic diagram (positive logic)
OEB OEA MODE CLK SERIN 1 2 3 23 22
I=0 A1 4 1D C1 21 B1
I=0 A2 5 1D C1 20 B2
Four Identical Channels Not Shown Inputs/Outputs Not Shown: (6) A3 (19) B3 (7) A4 (18) B4 (8) A5 (17) B5 (9) A6 (16) B6
I=0 A7 10 1D C1 15 B7
I=0 A8 11 1D C1 14 13 B8 Q8
Pin numbers shown are for DW, JT, and NT packages.
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
absolute maximum ratings over free-air temperature range
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage: All inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Operating free-air temperature range: SN54AS856 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55C to 125C SN74AS856 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0C to 70C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65C to 150C
recommended operating conditions
SN54AS856 MIN VCC VIH VIL IOH IOL fclock tw tsu th TA Supply voltage High-level input voltage Low-level input voltage High level output current High-level Low-level Low level output current Clock frequency Duration of clock pulse Setup time before CLK Hold time data after CLK Hold-time, A1-A8, B1-B8 SERIN OEB, OEA, MODE A1-A8, B1-B8 SERIN OEB, OEA, MODE A1-A8, B1-B8 Q8 A1-A8, B1-B8 Q8 0 11 5.5 5.5 0 0 - 55 125 4.5 2 0.8 - 12 -2 32 20 45 0 10 5.5 5.5 0 0 0 70 NOM 5 MAX 5.5 SN74AS856 MIN 4.5 2 0.8 - 15 -2 48 20 50 NOM 5 MAX 5.5 V V V mA mA MHz ns ns ns C UNIT
Operating free-air temperature
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK A1-A8 VOH B1-B8 All outputs All outputs VOL except Q8 Q8 OEB, OEA, MODE II CLK and SERIN A1-A8, B1-B8 OEB, OEA, MODE IIH CLK and SERIN A1-A8, B1-B8 OEB, OEA, MODE IIL CLK and SERIN A1-A8, B1-B8 Except Q8 Q8 VCC = 5.5 V, VI = 0.4 V - 30 - 20 VCC = 5.5 V, VI = 2.7 V TEST CONDITIONS VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V to 5.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 5 5 V 5.5 V, VCC = 5.5 V, II = - 18 mA IOH = - 12 mA IOH = - 15 mA IOH = - 2 mA IOL = 32 mA IOL = 48 mA IOL = 20 mA VI = 7 V VI = 5.5 V MIN 2 VCC - 2 0.25 0.5 0.35 0.5 0.2 0.1 0.2 40 20 70 -1 - 0.5 - 0.5 VCC = 5 5 V 5.5 V, VO = 2.25 V 2 25 - 112 - 112 - 30 - 20 0.5 0.5 0.2 0.1 0.2 40 20 70 -1 - 0.5 - 0.5 - 112 - 112 mA mA A mA V SN54AS856 TYP MAX - 1.2 3.2 2 VCC - 2 3.3 V MIN SN74AS856 TYP MAX - 1.2 UNIT V
IO
ICC VCC = 5.5 V 118 200 118 200 mA All typical values are at VCC = 5 V, TA = 25C. For I/O ports, the parameters III and IIL include the output currents IOZH and IOZL, respectively. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
6
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS
SDAS032A - DECEMBER 1983 - REVISED MARCH 1985
switching characteristics (see Note 1)
VCC = 4.5 V to 5.5 V, CL = 50 pF, PARAMETER FROM (INPUT) TO (OUTPUT) R1 = 500 , R2 = 500 , TA = MIN to MAX SN54AS856 SN74AS856 MIN fmax tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHZ tPLZ tPZH 45 Any B port MODE MODE CLK CLK Any A port Any A or B port Any A or B port Any A or B port Q8 2 2 2 5 2 2 3 3 2 2 2 OEA or OEB Any A or B y port 2 2 8 10.5 8.5 20 8.5 9.5 12 12 9 10 9 12 8 MAX MIN 50 2 2 2 5 2 2 3 3 2 2 2 2 2 7 9.5 7.5 19 7.5 8 9 11 7.5 9 7 9.5 7 10 MAX MHz ns ns ns ns ns ns ns UNIT
tPZL 2 11 2 The positive transition of the MODE control will cause low-level data at the A output bus or stored in Q to be invalid for 12 ns. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
7
IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Copyright (c) 1998, Texas Instruments Incorporated


▲Up To Search▲   

 
Price & Availability of SDAS032A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X