 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MAC4DSM, MAC4DSN Preferred Device Triacs Silicon Bidirectional Thyristors Designed for high volume, low cost, industrial and consumer applications such as motor control; process control; temperature, light and speed control. * Small Size Surface Mount DPAK Package * Passivated Die for Reliability and Uniformity * Blocking Voltage to 800 V * On-State Current Rating of 4.0 Amperes RMS at 108C * Low IGT -- 10 mA Maximum in 3 Quadrants * High Immunity to dv/dt -- 50 V/ms at 125C * Device Marking: Logo, Device Type with "M'' truncated, e.g., MAC4DSM: AC4DSM, Date Code MAXIMUM RATINGS (TJ = 25C unless otherwise noted) Rating Peak Repetitive Off-State Voltage(1) (TJ = -40 to 125C, Sine Wave, 50 to 60 Hz, Gate Open) MAC4DSM MAC4DSN On-State RMS Current (Full Cycle Sine Wave, 60 Hz, TC = 108C) Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, TJ = 125C) Circuit Fusing Consideration (t = 8.3 msec) Peak Gate Power (Pulse Width 10 msec, TC = 108C) Average Gate Power (t = 8.3 msec, TC = 108C) Peak Gate Current (Pulse Width 10 msec, TC = 108C) Peak Gate Voltage (Pulse Width 10 msec, TC = 108C) Operating Junction Temperature Range Storage Temperature Range Symbol VDRM, VRRM 600 800 IT(RMS) 4.0 Amps Value Unit Volts 4 4 1 2 12 http://onsemi.com TRIACS 4.0 AMPERES RMS 600 thru 800 VOLTS MT2 G MT1 3 3 D-PAK CASE 369 STYLE 6 40 Amps ITSM D-PAK CASE 369A STYLE 6 PIN ASSIGNMENT I2t PGM PG(AV) IGM VGM TJ Tstg 6.6 0.5 0.1 0.2 5.0 - 40 to 125 - 40 to 150 A2sec Watt Watt 1 2 3 4 Main Terminal 1 Main Terminal 2 Gate Main Terminal 2 ORDERING INFORMATION Amp Device Volts C C MAC4DSM-1 MAC4DSNT4 DPAK 369 DPAK 369A MAC4DSMT4 Package DPAK 369A Shipping 16mm Tape and Reel (2.5K/Reel) 75 Units/Rail 16mm Tape and Reel (2.5K/Reel) 75 Units/Rail (1) VDRM and VRRM for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the device are exceeded. MAC4DSN-1 DPAK 369 Preferred devices are recommended choices for future use and best overall value. (c) Semiconductor Components Industries, LLC, 1999 1 February, 2000 - Rev. 2 Publication Order Number: MAC4DSM/D MAC4DSM, MAC4DSN THERMAL CHARACTERISTICS Characteristic Thermal Resistance -- Junction to Case Thermal Resistance -- Junction to Ambient Thermal Resistance -- Junction to Ambient(1) Maximum Lead Temperature for Soldering Purposes(2) Symbol RqJC RqJA RqJA TL Max 3.5 88 80 260 Unit C/W C ELECTRICAL CHARACTERISTICS (TJ = 25C unless otherwise noted; Electricals apply in both directions) Characteristic Symbol Min Typ Max Unit OFF CHARACTERISTICS Peak Repetitive Blocking Current (VD = Rated VDRM, VRRM; Gate Open) TJ = 25C TJ = 125C IDRM, IRRM mA -- -- -- -- 0.01 2.0 ON CHARACTERISTICS Peak On-State Voltage(3) (ITM = 6.0 A) Gate Trigger Current (Continuous dc) (VD = 12 V, RL = 100 W) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-) Gate Trigger Voltage (Continuous dc) (VD = 12 V, RL = 100 W) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-) Gate Non-Trigger Voltage (Continuous dc) (VD = 12 V, RL = 100 W) MT2(+), G(+); MT2(+), G(-); MT2(-), G(-) TJ = 125C Holding Current (VD = 12 V, Gate Open, Initiating Current = 200 mA) Latching Current (VD = 12 V, IG = 10 mA) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-) VTM IGT 2.9 2.9 2.9 VGT 0.5 0.5 0.5 VGD IH IL -- -- -- 6.0 10 6.0 30 30 30 0.2 2.0 0.7 0.65 0.7 0.4 5.5 1.3 1.3 1.3 -- 15 Volts mA mA 4.0 5.0 7.0 10 10 10 Volts -- 1.3 1.6 Volts mA DYNAMIC CHARACTERISTICS Characteristic Rate of Change of Commutating Current (VD = 400 V, ITM = 3.5 A, Commutating dv/dt = 10 V/msec, Gate Open, TJ = 125C, f = 500 Hz, CL = 5.0 mF, LL = 20 mH, No Snubber) See Figure 16 Critical Rate of Rise of Off-State Voltage (VD = 0.67 X Rated VDRM, Exponential Waveform, Gate Open, TJ = 125C) (1) Surface mounted on minimum recommended pad size. (2) 1/8 from case for 10 seconds. (3) Pulse Test: Pulse Width 2.0 msec, Duty Cycle 2%. Symbol di/dt(c) Min 3.0 Typ 4.0 Max -- Unit A/ms dv/dt 50 175 -- V/ms http://onsemi.com 2 MAC4DSM, MAC4DSN Voltage Current Characteristic of Triacs (Bidirectional Device) + Current Quadrant 1 MainTerminal 2 + Symbol VDRM IDRM VRRM IRRM VTM IH Parameter Peak Repetitive Forward Off State Voltage Peak Forward Blocking Current Peak Repetitive Reverse Off State Voltage Peak Reverse Blocking Current Maximum On State Voltage Holding Current IH Quadrant 3 VTM MainTerminal 2 - IRRM at VRRM on state VTM IH off state + Voltage IDRM at VDRM Quadrant Definitions for a Triac MT2 POSITIVE (Positive Half Cycle) + (+) MT2 (+) MT2 Quadrant II (-) IGT GATE MT1 REF (+) IGT GATE MT1 REF Quadrant I IGT - (-) MT2 (-) MT2 + IGT Quadrant III (-) IGT GATE MT1 REF (+) IGT GATE MT1 REF Quadrant IV - MT2 NEGATIVE (Negative Half Cycle) All polarities are referenced to MT1. With in-phase signals (using standard AC lines) quadrants I and III are used. http://onsemi.com 3 MAC4DSM, MAC4DSN TC , MAXIMUM ALLOWABLE CASE TEMPERATURE ( C) P(AV) , AVERAGE POWER DISSIPATION (WATTS) 125 6.0 180 5.0 dc 120 a = 30 60 90 120 90 4.0 3.0 2.0 a = CONDUCTION ANGLE 115 110 a = CONDUCTION ANGLE 120 180 dc 3.5 4.0 a = 30 1.0 0 0 1.0 2.0 3.0 60 105 0 0.5 1.0 1.5 2.0 2.5 3.0 IT(RMS), RMS ON-STATE CURRENT (AMPS) 4.0 IT(RMS), RMS ON-STATE CURRENT (AMPS) Figure 1. RMS Current Derating Figure 2. On-State Power Dissipation IT, INSTANTANEOUS ON-STATE CURRENT (AMPS) TYPICAL @ TJ = 25C 10 MAXIMUM @ TJ = 125C r(t) , TRANSIENT RESISTANCE (NORMALIZED) 100 1.0 0.1 ZqJC(t) = RqJC(t)Sr(t) 1.0 MAXIMUM @ TJ = 25C 0.1 0 1.0 2.0 3.0 4.0 5.0 VT, INSTANTANEOUS ON-STATE VOLTAGE (VOLTS) 0.01 0.1 1.0 10 100 1000 10 k t, TIME (ms) Figure 3. On-State Characteristics Figure 4. Transient Thermal Response 18 VGT, GATE TRIGGER VOLTAGE(VOLTS) Q3 I GT, GATE TRIGGER CURRENT (mA) 16 14 12 10 8.0 6.0 4.0 2.0 0 -50 -25 0 25 50 75 100 125 Q1 Q2 1.0 Q3 0.8 Q2 Q1 0.6 0.4 0.2 -50 -25 0 25 50 75 100 125 TJ, JUNCTION TEMPERATURE (C) TJ, JUNCTION TEMPERATURE (C) Figure 5. Typical Gate Trigger Current versus Junction Temperature Figure 6. Typical Gate Trigger Voltage versus Junction Temperature http://onsemi.com 4 MAC4DSM, MAC4DSN 14 12 IH , HOLDING CURRENT (mA) 10 MT2 NEGATIVE 8.0 6.0 4.0 2.0 0 -50 MT2 POSITIVE IL, LATCHING CURRENT (mA) 20 Q1 15 Q3 10 25 Q2 5.0 0 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125 TJ, JUNCTION TEMPERATURE (C) TJ, JUNCTION TEMPERATURE (C) Figure 7. Typical Holding Current versus Junction Temperature Figure 8. Typical Latching Current versus Junction Temperature 1000 TJ = 125C 800 STATIC dv/dt (V/ ms) STATIC dv/dt (V/ m s) 1200 TJ = 125C 1000 800 600 400 200 0 100 1000 RG-MT1, GATE-MT1 RESISTANCE (OHMS) 10 k 100 1000 RG-MT1, GATE-MT1 RESISTANCE (OHMS) 10 k 600 V VPK = 400 V 600 400 600 V 200 0 800 V VPK = 400 V 800 V Figure 9. Exponential Static dv/dt versus Gate-MT1 Resistance, MT2(+) Figure 10. Exponential Static dv/dt versus Gate-MT1 Resistance, MT2(-) 800 GATE OPEN 600 STATIC dv/dt (V/ ms) STATIC dv/dt (V/ m s) TJ = 100C 400 110C 125C 200 2000 1600 TJ = 100C 1200 110C 800 125C GATE OPEN 400 0 400 500 600 700 800 400 500 600 700 800 VPK, PEAK VOLTAGE (VOLTS) VPK, PEAK VOLTAGE (VOLTS) 0 Figure 11. Exponential Static dv/dt versus Peak Voltage, MT2(+) Figure 12. Exponential Static dv/dt versus Peak Voltage, MT2(-) http://onsemi.com 5 MAC4DSM, MAC4DSN 800 GATE OPEN 600 STATIC dv/dt (V/ ms) VPK = 400 V STATIC dv/dt (V/ ms) 1600 1400 1200 1000 800 600 400 800 V 0 100 105 110 115 120 125 TJ, JUNCTION TEMPERATURE (C) 200 0 100 105 110 115 120 125 TJ, JUNCTION TEMPERATURE (C) 800 V 600 V VPK = 400 V GATE OPEN 400 600 V 200 Figure 13. Typical Exponential Static dv/dt versus Junction Temperature, MT2(+) Figure 14. Typical Exponential Static dv/dt versus Junction Temperature, MT2(-) 100 VPK = 400 V dv/dt(c), CRITICAL RATE OF RISE OF COMMUTATING VOLTAGE (V/ m s) TJ = 125C 10 100C 75C tw VDRM f= 1 2 tw 6f I (di/dt)c = TM 1000 1.0 0 5.0 10 15 20 di/dt(c), RATE OF CHANGE OF COMMUTATING CURRENT (A/ms) Figure 15. Critical Rate of Rise of Commutating Voltage http://onsemi.com 6 MAC4DSM, MAC4DSN LL 200 VRMS ADJUST FOR ITM, 60 Hz VAC TRIGGER CHARGE CONTROL TRIGGER CONTROL MEASURE I 1N4007 - + 1N914 51 W MT2 MT1 G CHARGE 200 V NON-POLAR CL Note: Component values are for verification of rated (di/dt)c. See AN1048 for additional information. Figure 16. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c http://onsemi.com 7 MAC4DSM, MAC4DSN MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 0.165 4.191 0.100 2.54 0.118 3.0 0.063 1.6 0.190 4.826 0.243 6.172 inches mm DPAK http://onsemi.com 8 MAC4DSM, MAC4DSN PACKAGE DIMENSIONS D-PAK CASE 369-07 ISSUE L B V R 4 C E NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. DIM A B C D E F G H J K R S V INCHES MIN MAX 0.235 0.250 0.250 0.265 0.086 0.094 0.027 0.035 0.033 0.040 0.037 0.047 0.090 BSC 0.034 0.040 0.018 0.023 0.350 0.380 0.175 0.215 0.050 0.090 0.030 0.050 MT1 MT2 GATE MT2 MILLIMETERS MIN MAX 5.97 6.35 6.35 6.73 2.19 2.38 0.69 0.88 0.84 1.01 0.94 1.19 2.29 BSC 0.87 1.01 0.46 0.58 8.89 9.65 4.45 5.46 1.27 2.28 0.77 1.27 A 1 2 3 S -T- SEATING PLANE K F D G 3 PL M J H 0.13 (0.005) T STYLE 6: PIN 1. 2. 3. 4. D-PAK CASE 369A-13 ISSUE Z -T- B V R 4 SEATING PLANE C E NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. INCHES MIN MAX 0.235 0.250 0.250 0.265 0.086 0.094 0.027 0.035 0.033 0.040 0.037 0.047 0.180 BSC 0.034 0.040 0.018 0.023 0.102 0.114 0.090 BSC 0.175 0.215 0.020 0.050 0.020 --- 0.030 0.050 0.138 --- MT1 MT2 GATE MT2 MILLIMETERS MIN MAX 5.97 6.35 6.35 6.73 2.19 2.38 0.69 0.88 0.84 1.01 0.94 1.19 4.58 BSC 0.87 1.01 0.46 0.58 2.60 2.89 2.29 BSC 4.45 5.46 0.51 1.27 0.51 --- 0.77 1.27 3.51 --- A S 1 2 3 Z U K F L D G 2 PL J H 0.13 (0.005) T DIM A B C D E F G H J K L R S U V Z M STYLE 6: PIN 1. 2. 3. 4. http://onsemi.com 9 MAC4DSM, MAC4DSN Notes http://onsemi.com 10 MAC4DSM, MAC4DSN Notes http://onsemi.com 11 MAC4DSM, MAC4DSN ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549 Phone: 81-3-5740-2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 12 MAC4DSM/D |
Price & Availability of ON0381
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |