05/01/01
Errata: CS43L41 Rev. C
CS43L41 Low Power 24-Bit, 96 kHz DAC with Volume Control All references to the CS43L41 mentioned below shall be taken to refer to revision C of the CS43L41 product. The hardware revision code can be found in the 10 character field printed below the part number on each chip. The letter which appears as the fifth character from the right is the revision code (e.g. ZNACSC9926 is a Revision C part). Pin 6 (SCL/CCLK) of the CS43L41 does not have sufficient hysteresis to meet the 2 data sheet rise time specifications. The I C rise time tr and the SPI rise time tr2 must be less than 30 ns for proper operation. This prevents the use of standard I2C configurations with a resistor pull-up. This problem can be worked around by placing a Schmitt Trigger buffer, for example a 74HC14, on the SCL line just prior 2 to the CS43L41. This will not affect the operation of the I C bus as pin 6 is an input only.
V+
SCL
Pin 6
Figure 1. I2C SCL Buffer Example
If there are any questions concerning this information, please contact Applications Engineering at 512-445-7222.
Cirrus Logic P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com
ER473A1 FEB `00 1
|
