 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Back CS51033 Fast PFET Buck Controller The CS51033 is a switching controller for use in DC-DC converters. It can be used in the buck topology with a minimum number of external components. The CS51033 consists of a 1.0 A power driver for controlling the gate of a discrete P-channel transistor, fixed frequency oscillator, short circuit protection timer, programmable Soft Start, precision reference, fast output voltage monitoring comparator, and output stage driver logic with latch. The high frequency oscillator allows the use of small inductors and output capacitors, minimizing PC board area and systems cost. The programmable Soft Start reduces current surges at start up. The short circuit protection timer significantly reduces the PFET duty cycle to approximately 1/30 of its normal cycle during short circuit conditions. The CS51033 is available in 8 Lead SO and 8 Lead PDIP plastic packages. http://onsemi.com MARKING DIAGRAMS 8 SO-8 D SUFFIX CASE 751 1 8 51033 ALYW 8 1 * * * * * * * Features 1.0 A Totem Pole Output Driver High Speed Oscillator (700 kHz max) No Stability Compensation Required Lossless Short Circuit Protection 2.0% Precision Reference Programmable Soft Start Wide Ambient Temperature Range: - Industrial Grade: -40C to 85C - Commercial Grade: 0C to 70C 8 1 DIP-8 N SUFFIX CASE 626 CS51033 AWL YYWW 1 A WL, L YY, Y WW, W = Assembly Location = Wafer Lot = Year = Work Week PIN CONNECTIONS VGATE PGND COSC GND 1 VC CS VCC VFB ORDERING INFORMATION* Device CS51033ED8 CS51033EDR8 CS51033EN8 CS51033GD8 CS51033GDR8 CS51033GN8 Package SO-8 SO-8 DIP-8 SO-8 SO-8 DIP-8 Shipping 95 Units/Rail 2500 Tape & Reel 50 Units/Rail 95 Units/Rail 2500 Tape & Reel 50 Units/Rail *Additional ordering information can be found on page 9 of this data sheet. (c) Semiconductor Components Industries, LLC, 2001 1 January, 2001 - Rev. 7 Publication Order Number: CS51033/D CS51033 3.3VIN CIN 100 F RC 10 D4 1N5818 D2 1N4148 D3 1N4148 C1 0.1 F VC V GATE RG 10 IRF7404 U1 CS51033 VCC VFB 0.1 F 4.7 H 1.5VOUT @ 3.0 Amp 100 COSC C2 1.0 F C3 100 F COSC 150 pF GND PGND CS 0.1 F CS 0.1 F D1 C0 100 F C4 0.1 F 100 F 1N5821 GND RA 1.5 k Note: Capacitors C2, C3, and C4, are low ESR tantalum caps used for noise reduction. RB 300 GND Figure 1. Typical Application Diagram ABSOLUTE MAXIMUM RATINGS* Rating Power Supply Voltage, VCC Driver Supply Voltage, VC Driver Output Voltage, VGATE COSC, CS, VFB (Logic Pins) Peak Output Current Steady State Output Current Operating Junction Temperature, TJ Storage Temperature Range, TS ESD (Human Body Model) Lead Temperature Soldering: 1. 10 sec. maximum. 2. 60 sec. max above 183C. *The maximum package power dissipation must be observed. Wave Solder: (through hole styles only) (Note 1.) Reflow (SMD styles only) (Note 2.) Value 5.0 20 20 5.0 1.0 200 150 -65 to 150 2.0 260 peak 230 peak Unit V V V V A mA C C kV C C http://onsemi.com 2 CS51033 ELECTRICAL CHARACTERISTICS (Specifications apply for 3.135 VCC 3.465, 3.0 V VC 16 V; Industrial Grade: -40C < TA < 85C; -40C < TJ < 125C: Commercial Grade: 0C < TA < 70C; 0C < TJ < 125C, unless otherwise specified.) Characteristic Oscillator Frequency Charge Current Discharge Current Maximum Duty Cycle Short Circuit Timer Charge Current Fast Discharge Current Slow Discharge Current Start Fault Inhibit Time Valid Fault Time GATE Inhibit Time Duty Cycle CS Comparator Fault Enable CS Voltage Max. CS Voltage Fault Detect Voltage Fault Inhibit Voltage Hold Off Release Voltage Regulator Threshold Voltage Clamp VFB Comparators Regulator Threshold Voltage Fault Threshold Voltage Threshold Line Regulation Input Bias Current Voltage Tracking Input Hysteresis Voltage Power Stage GATE DC Low Saturation Voltage GATE DC High Saturation Voltage Rise Time Fall Time Current Drain ICC IC 3.135 V < VCC < 3.465 V, Gate switching 3.0 V < VC < 16 V, Gate non-switching - - 3.5 2.7 6.0 4.0 mA mA VFB = 1.5 V VCS when GATE goes high Minimum VCS VFB = 0 V VCS = 1.5 V VCOSC = VCS = 2.0 V TJ = 25C (Note 3.) TJ = -40 to 125C TJ = 25C (Note 3.) TJ = -40 to 125C 3.135 V VCC 3.465 VFB = 0 V (Regulator Threshold - Fault Threshold Voltage) - VC = 10 V; VFB = 1.2 V VCOSC = 1.0 V; 200 mA Sink VCOSC = 2.7 V; 200 mA Source; VC = VGATE CGATE = 1.0 nF; 1.5 V < VGATE < 9.0 V CGATE = 1.0 nF; 9.0 V > VGATE > 1.5 V - - - - 1.2 1.5 25 25 1.5 2.1 60 60 V V ns ns 1.225 1.210 1.12 1.10 - - 70 - 1.250 1.250 1.15 1.15 6.0 1.0 100 4.0 1.275 1.290 1.17 1.19 15 4.0 120 20 V V V V mV A mV mV VFB = 1.0 V - - - - - 0.4 0.725 2.5 2.6 2.4 1.5 0.7 0.866 - - - - 1.0 1.035 V V V V V V 2.6 V > VCS > 2.4 V 2.4 V > VCS > 1.5 V - VFB = 1.2 V COSC = 470 pF 1.4 V < VCOSC < 2.0 V 2.7 V > VCOSC > 2.0 V 1 - (tOFF/tON) VFB = 1.0 V; CS = 0.1 mF; VCOSC = 2.0 V 1.0 V < VCS < 2.0 V 2.55 V > VCS > 2.4 V 2.4 V > VCS > 1.5 V - 175 40 4.0 0.70 0.2 9.0 2.5 264 66 6.0 0.85 0.3 15 3.1 325 80 10 1.40 0.45 23 4.6 A A A ms ms ms % 160 - - 80.0 200 110 660 83.3 240 - - - kHz A A % Test Conditions Min Typ Max Unit 3. Guaranteed by design, not 100% tested in production. http://onsemi.com 3 CS51033 PACKAGE LEAD DESCRIPTION PACKAGE PIN NUMBER SO-8 1 2 3 4 5 6 7 8 DIP-8 1 2 3 4 5 6 7 8 PIN SYMBOL VGATE PGND COSC GND VFB VCC CS VC FUNCTION Driver pin to gate of external PFET. Output power stage ground connection. Oscillator frequency programming capacitor. Logic ground. Feedback voltage input. Logic supply voltage. Soft Start and fault timing capacitor. Driver supply voltage. VCC RG IC COSC 7IC Oscillator + Comparator A1 - VGATE Flip-Flop G1 R F2 G2 2.5 V S Q A6 + - VFB Comparator 1.25 V - + - + - + Q VC VGATE PGND VFB 1.5 V 0.7 V - + CS Charge Sense Comparator - A4 - + + 2.3 V GND VCC VCC Fault Comp Hold Off Comp 1.15 V - + G4 G3 IT CS CS Comparator + A2 - - + - + IT 55 IT 5 R F1 G5 S Q Q 1.5 V 2.5 V - A3 + Slow Discharge Comparator Slow Discharge Flip-Flop 2.4 V Figure 2. Block Diagram http://onsemi.com 4 + - - + - + CS51033 CIRCUIT DESCRIPTION THEORY OF OPERATION Control Scheme The CS51033 monitors the output voltage to determine when to turn on the PFET. If VFB falls below the internal reference voltage of 1.25 V during the oscillator's charge cycle, the PFET is turned on and remains on for the duration of the charge time. The PFET gets turned off and remains off during the oscillator's discharge cycle time with the maximum duty cycle to 80%. It requires 7.0 mV typical, and 20 mV maximum ripple on the VFB pin to operate. This method of control does not require any loop stability compensation. Startup pin during startup, permitting the control loop and the output voltage to slowly increase. Once the CS pin charges above the Holdoff Comparator trip point of 0.7 V, the low feedback to the VFB Comparator sets the GATE flip-flop during COSC's charge cycle. Once the GATE flip-flop is set, VGATE goes low and turns on the PFET. When VCS exceeds 2.4 V, the CS charge sense comparator (A4) sets the VFB comparator reference to 1.25 V completing the startup cycle. Lossless Short Circuit Protection The CS51033 has an externally programmable Soft Start feature that allows the output voltage to come up slowly, preventing voltage overshoot on the output. At startup, the voltage on all pins is zero. As VCC rises, the VC voltage along with the internal resistor RG keeps the PFET off. As VCC and VC continue to rise, the oscillator capacitor (COSC ) and the Soft Start/Fault Timing capacitor (CS) charges via internal current sources. COSC gets charged by the current source IC and CS gets charged by the IT source combination described by: I I ICS + IT * T ) T 55 5 The internal Holdoff Comparator ensures that the external PFET is off until VCS > 0.7 V, preventing the GATE flip-flop (F2) from being set. This allows the oscillator to reach its operating frequency before enabling the drive output. Soft Start is obtained by clamping the VFB comparator's (A6) reference input to approximately 1/2 of the voltage at the CS The CS51033 has "lossless" short circuit protection since there is no current sense resistor required. When the voltage at the CS pin (the fault timing capacitor voltage ) reaches 2.5 V, the fault timing circuitry is enabled. During normal operation the CS voltage is 2.6 V. During a short circuit or a transient condition, the output voltage moves lower and the voltage at VFB drops. If VFB drops below 1.15 V, the output of the fault comparator goes high and the CS51033 goes into a fast discharge mode. The fault timing capacitor, CS, discharges to 2.4 V. If the VFB voltage is still below 1.15 V when the CS pin reaches 2.4 V, a valid fault condition has been detected. The slow discharge comparator output goes high and enables gate G5 which sets the slow discharge flip flop. The VGATE flip flop resets and the output switch is turned off. The fault timing capacitor is slowly discharged to 1.5 V. The CS51033 then enters a normal startup routine. If the fault is still present when the fault timing capacitor voltage reaches 2.5 V, the fast and slow discharge cycles repeat as shown in Figure 3. If the VFB voltage is above 1.15 V when CS reaches 2.4 V a fault condition is not detected, normal operation resumes and CS charges back to 2.6 V. This reduces the chance of erroneously detecting a load transient as a fault condition. 2.6 V VCS 2.4 V S1 1.5 V 0V TSTART START NORMAL OPERATION S2 S1 S2 S3 S3 S1 S2 S3 S3 2.5 V 0V td1 tFAULT tRESTART FAULT td2 tFAULT VGATE 1.25 V 1.15 V VFB Figure 3. Voltage on Start Capacitor (VGS), the Gate (VGATE), and in the Feedback Loop (VFB), During Startup, Normal and Fault Conditions. http://onsemi.com 5 CS51033 Buck Regulator Operation A block diagram of a typical buck regulator is shown in Figure 4. If we assume that the output transistor is initially off, and the system is in discontinuous operation, the inductor current IL is zero and the output voltage is at its nominal value. The current drawn by the load is supplied by the output capacitor CO. When the voltage across CO drops below the threshold established by the feedback resistors R1 and R2 and the reference voltage VREF, the power transistor Q1 switches on and current flows through the inductor to the output. The inductor current rises at a rate determined by (VIN - VOUT)/Load. The duty cycle (or "on" time) for the CS51033 is limited to 80%. If output voltage remains higher than nominal during the entire COSC change time, the Q1 does not turn on, skipping the pulse. VIN CIN Q1 L R1 D1 R2 Control CO RLOAD Feedback Figure 4. Buck Regulator Block Diagram. Charge Pump Circuit (Refer to the CS51033 Application Diagram on page 2). An external charge pump circuit is necessary when the VC input voltage is below 5.0 V to ensure that there is suffifient gate drive voltage for the external FET. When VIN is applied, capacitors C1 and C2 will be charged to a diodes drop below VIN via diodes D2 and D4, respectively. When the PFET turns on, it's drain voltage will be approximately equal to VIN. Since the voltage across C1 can not change instantaneously, D2 is reverse biased and the anode voltage rises to approximately 2.0 x 3.3 V - VD2. C1 transfers some of its stored charge C2 via D3. After several cycles there is sufficient gate drive voltage. APPLICATIONS INFORMATION DESIGNING A POWER SUPPLY WITH THE CS51033 Specifications In this case we can assume that VD = 0.6 V and VSAT = 0.6 V so the equation reduces to: V D + OUT VIN * * * * * VIN = 3.3 V 10% (i.e. 3.63 V max., 2.97 V min.) VOUT = 1.5 V 2.0% IOUT = 0.3 A to 3.0 A Output ripple voltage < 33 mV. FSW = 200 kHz From this, the maximum duty cycle DMAX is 53%, this occurs when VIN is at it's minimum while the minimum duty cycle DMIN is 0.35%. 2) Switching Frequency and On and Off Time Calculations 1) Duty Cycle Estimates Since the maximum duty cycle D, of the CS51033 is limited to 80% min., it is best to estimate the duty cycle for the various input conditions to see that the design will work over the complete operating range. The duty cycle for a buck regulator operating in a continuous conduction mode is given by: V ) VD D + OUT VIN * VSAT FSW = 200 kHz. The switching frequency is determined by COSC, whose value is determined by: COSC + FSW 1* 95 FSW 3 106 * 30 103 FSW 2 ^ 470 pF T + 1.0 + 5.0 ms FSW where: VSAT = RDS(ON) x IOUT Max. http://onsemi.com 6 CS51033 TON(MAX) + 5.0 ms TON(MIN) + 5.0 ms 0.53 + 2.65 ms 0.35 + 1.75 ms 5) VFB Divider VOUT + 1.25 V R1 ) R2 + 1.25 V R1 ) 1.0 R2 R2 TOFF(MAX) + 5.0 ms * 0.7 ms + 4.3 ms 3) Inductor Selection Pick the inductor value to maintain continuous mode operation down to 0.3 Amps. The ripple current I = 2 x IOUT(MIN) = 2 x 0.3 A = 0.6 A. 2.1 V 4.3 ms V ) VD TOFF(MAX) LMIN + OUT + ^ 15 mH DI 0.6 A The input bias current to the comparator is 4.0 A. The resistor divider current should be considerably higher than this to ensure that there is sufficient bias current. If we choose the divider current to be at least 250 times the bias current this gives a divider current of 1.0 mA and simplifies the calculations. 1.5 V + R1 ) R2 + 1.5 kW 1.0 mA The CS51033 will operate with almost any value of inductor. With larger inductors the ripple current is reduced and the regulator will remain in a continuous conduction mode for lower values of load current. A smaller inductor will result in larger ripple current. The core must not saturate with the maximum expected current, here given by: I ) DI IMAX + OUT + 3.0 A ) 0.6 A 2.0 + 3.3 A 2.0 4) Output Capacitor Let R2 = 1.0 k Rearranging the divider equation gives: R1 + R2 VOUT * 1.0 + 1.0 kW 1.5 V + 200 W 1.25 1.25 6) Divider Bypass Capacitor CRR The output capacitor limits the output ripple voltage. The CS51033 needs a maximum of 15 mV of output ripple for the feedback comparator to change state. If we assume that all the inductor ripple current flows through the output capacitor and that it is an ideal capacitor (i.e. zero ESR), the minimum capacitance needed to limit the output ripple to 50 mV peak to peak is given by: CO + + 8.0 8.0 DI FSW (200 DV 0.6 A 103 Hz) (33 10*3 V) ^ 11.4 mF Since the feedback resistors divide the output voltage by a factor of 4.0, i.e. 5.0 V/1.25 V= 4.0, it follows that the output ripple is also divided by four. This would require that the output ripple be at least 60 mV (4.0 x 15 mV) to trip the feedback comparator. We use a capacitor CRR to act as an AC short so that the output ripple is not attenuated by the divider network. The ripple voltage frequency is equal to the switching frequency so we choose CRR so that: XC + 1.0 2pfC is negligible at the switching frequency. In this case FSW is 200 kHz if we allow XC = 3.0 then: C + 1.0 ^ 0.265 mF 2pf3 7) Soft Start and Fault Timing Capacitor CS The minimum ESR needed to limit the output voltage ripple to 50 mV peak to peak is: *3 ESR + DV + 50 10 + 55 mW 0.6 A DI The output capacitor should be chosen so that its ESR is at least half of the calculated value and the capacitance is at least ten times the calculated value. It is often advisable to use several capacitors in parallel to reduce ESR. Low impedance aluminum electrolytic, tantalum or organic semiconductor capacitors are a good choice for an output capacitor. Low impedance aluminum are the cheapest but are not available in surface mount at present. Solid tantalum chip capacitors are available from a number of suppliers and offer the best choice for surface mount applications. The capacitor working voltage should be greater than the output voltage in all cases. CS performs several important functions. First it provides a dead time for load transients so that the IC does not enter a fault mode every time the load changes abruptly. Secondly it disables the fault circuitry during startup, it also provides Soft Start by clamping the reference voltage during startup to rise slowly and finally it controls the hiccup short circuit protection circuitry. This function reduces the PFET's duty cycle to 2.0% of the CS period. The most important consideration in calculating CS is that it's voltage does not reach 2.5 V (the voltage at which the fault detect circuitry is enabled) before VFB reaches 1.15 V otherwise the power supply will never start. If the VFB pin reaches 1.15 V, the fault timing comparator will discharge CS and the supply will not start. For the VFB voltage to reach 1.15 V the output voltage must be at least 4 x 1.15 = 4.6 V. http://onsemi.com 7 CS51033 If we choose an arbitrary startup time of 200 s, we calculate the value of CS from: T + CS 2.5 V ICHARGE CS(MIN) + 200 ms 264 mA + 0.02 mF 2.5 V A larger value of CS will increase the fault time out time but will also increase the Soft Start time. 8) Input Capacitor Use 0.1 f. The fault time out time is the sum of the slow discharge time the fast discharge time and the recharge time and is obviously dominated by the slow discharge time. The first parameter is the slow discharge time, it is the time for the CS capacitor to discharge from 2.4 V to 1.5 V and is given by: TSLOWDISCHARGE + CS (2.4 V * 1.5 V) IDISCHARGE The input capacitor reduces the peak currents drawn from the input supply and reduces the noise and ripple voltage on the VCC and VC pins. This capacitor must also ensure that the VCC remains above the UVLO voltage in the event of an output short circuit. CIN should be a low ESR capacitor of at least 100 F. A ceramic surface mount capacitor should also be connected between VCC and ground to prevent spikes. 9) MOSFET Selection where IDISCHARGE is 6.0 A typical. TSLOWDISCHARGE + CS 1.5 V 105 The CS51033 drives a P-channel MOSFET. The VGATE pin swings from GND to VC. The type of PFET used depends on the operating conditions but for input voltages below 7.0 V a logic level FET should be used. Choose a PFET with a continuous drain current (ID) rating greater than the maximum output current. RDS(ON) should be less than RDS t+ 0.6 V 167 mW IOUT(MAX) The fast discharge time occurs when a fault is first detected. The CS capacitor is discharged from 2.5 V to 2.4 V. CS (2.5 V * 2.4 V) TFASTDISCHARGE + IFASTDISCHARGE where IFASTDISCHARGE is 66 A typical. TFASTDISCHARGE + CS 1515 The Gate-to-Source voltage VGS and the Drain-to Source Breakdown Voltage should be chosen based on the input supply voltage. The power dissipation due to the conduction losses is given by: PD + IOUT2 RDS(ON) D The recharge time is the time for CS to charge from 1.5 V to 2.5 V. TCHARGE + CS (2.5 V * 1.5 V) ICHARGE The power dissipation due to the switching losses is given by: PD + 0.5 VIN IOUT (TRr ) TF) FSW where ICHARGE is 264 A typical. TCHARGE + CS 3787 where TR = Rise Time and TF = Fall Time. 10) Diode Selection The fault time out time is given by: TFAULT + CS (3787 ) 1515 ) 1.5 (1.55 105) 105) TFAULT + CS The flyback or catch diode should be a Schottky diode because of it's fast switching ability and low forward voltage drop. The current rating must be at least equal to the maximum output current. The breakdown voltage should be at least 20 V for this 12 V application. The diode power dissipation is given by: PD + IOUT VD (1.0 * DMIN) For this circuit TFAULT + 0.1 10*6 1.55 105 + 0.0155 http://onsemi.com 8 CS51033 ORDERING INFORMATION Device CS51033ED8 CS51033EDR8 CS51033EN8 CS51033GD8 CS51033GDR8 CS51033GN8 Operating Temperature Range -40C < TA < 85C -40C < TA < 85C -40C < TA < 85C 0C < TA < 70C 0C < TA < 70C 0C < TA < 70C Package SO-8 SO-8 DIP-8 SO-8 SO-8 DIP-8 Shipping 95 Units/Rail 2500 Tape & Reel 50 Units/Rail 95 Units/Rail 2500 Tape & Reel 50 Units/Rail http://onsemi.com 9 CS51033 PACKAGE DIMENSIONS SO-8 D SUFFIX CASE 751-07 ISSUE V -X- A 8 5 B 1 4 S 0.25 (0.010) M Y M -Y- G C -Z- H D 0.25 (0.010) M SEATING PLANE K NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D G H J K M N S MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0_ 8_ 0.010 0.020 0.228 0.244 N X 45 _ 0.10 (0.004) M J ZY S X S DIP-8 N SUFFIX CASE 626-05 ISSUE L NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 9.40 10.16 6.10 6.60 3.94 4.45 0.38 0.51 1.02 1.78 2.54 BSC 0.76 1.27 0.20 0.30 2.92 3.43 7.62 BSC --10_ 0.76 1.01 INCHES MIN MAX 0.370 0.400 0.240 0.260 0.155 0.175 0.015 0.020 0.040 0.070 0.100 BSC 0.030 0.050 0.008 0.012 0.115 0.135 0.300 BSC --10_ 0.030 0.040 8 5 -B- 1 4 F NOTE 2 -A- L C -T- SEATING PLANE J N D K M M TA M H G 0.13 (0.005) B M PACKAGE THERMAL DATA Parameter RJC RJA Typical Typical SO-8 45 165 DIP-8 52 100 Unit C/W C/W http://onsemi.com 10 CS51033 Notes http://onsemi.com 11 CS51033 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 12 CS51033/D |
Price & Availability of CS51033REV7
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |