 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PMC-Sierra,Inc. PM5357 S/UNI-622-POS microprocessor interface for device control and register access * Provides standard IEEE 1149.1 JTAG test port for boundary scan * Performs byte stuffing and destuffing * Checks for minimum and maximum packet lengths * Checks for packet abort sequence * Performs X43+1 payload scrambling * Provides a SATURN POS-PHY Level 2 and an 8-bit 100MHz POS-PHY Level 3 system interface * Provides synchronous 256 byte transmit and receive FIFO buffers 622 Mbit/s ATM and Packet Over SONET Physical Layer Device FEATURES GENERAL * ATM and Packet over SONET/SDH (POS) OC-12c (622 Mbit/s) PHY * Provides on-chip clock and data recovery and clock synthesis * Exceeds Bellcore-GR-253 jitter requirements * Inserts and extracts ATM cells or POS packets into/from SONET SPE * Filters and captures Automatic Protection Switch bytes (K1,K2) and detects APS byte failure * Detects signal degrade and signal failure thresholds crossing alarms * Captures and debounces synchronization status byte (S1) * Extracts and Inserts the 16 or 64-byte section trace (J0) and path trace (J1) messages * Extracts and inserts section/line data communication channels (DCC) * Provides circuitry to meet holdover, wander and long term stability * Provides a generic 8-bit ATM * Implements the ATM Forum User Network Interface Specification * Performs cell payload scrambling and descrambling * Provides a UTOPIA Level 2 and an 8bit 100MHz UTOPIA Level 3 compliant system interface * Provides synchronous 4 cell transmit and receive FIFO buffers PACKAGING * Implemented in low power 3.3 Volt CMOS technology * Packaged in a 304 SBGA * Industrial temperature range (-40C to +85C) PACKET OVER SONET/SDH * Supports direct packet mapping into SONET/SDH such as PPP, HDLC and Frame Relay * Implements the PPP over SONET/ SDH specification according to RFC 1619 and 1662 of the IETF * Performs flag sequence detection and insertion * Performs CRC-CCITT and CRC-32 FCS generation and validation APPLICATIONS * * * * WAN and Edge ATM switches Multiprotocol switches Layer 3 switches Routers, Packet switches and Hubs BLOCK DIAGRAM POS_ATMB TSDCLK TLDCLK LIFSEL TRSTB TFPI TFPO TCLK TDO TMS TSD TCK SYSSEL TLD TXD+/TDREF1,TDREF0 ATP[0] Section/Line DCC Insert Tx Line I/F Tx Section O/H Processor Section Trace Buffer Rx Section O/H Processor Tx Line O/H Processor JTAG Test Access Port Tx Path O/H Processor TDI Tx POS Frame Processor Tx ATM Cell Processor Utopia ATM Level 2/3 POS-PHY ATM Level 2/3 System Interface PTCLK POUT[7:0] FPOUT RBYP PECLV REFCLK+/RXD+/RRCLK+/SD C1,C0 ATP[1] PICLK PIN[7:0] FPIN OOF Path Trace Buffer WAN Synch. Rx ATM Cell Processor Rx POS Frame Processor Microprocessor Interfaces Rx Line I/F Rx Line O/H Processor Section/Line DCC Extract Rx Path O/H Processor Rx APS, Sync Status, BERM TFCLK TENB TCA/TPA TSOC/TSOP TPRTY TDAT[15:0] TMOD TEOP TERR RFCLK RENB RCA/RPA RSOC/RSOP RPRTY RDAT[15:0] RMOD REOP RERR RVAL RALARM RFPO APSP[4:0] RSDCLK RSD RLDCLK RLD D[7:0] A[8:0] RCLK RSTB WRB INTB a 1999 PMC-Sierra, Inc. January, 1999 ALE CSB PMC-981280 (R2) RDB PM5357 S/UNI-622-POS 622 Mbit/s ATM and Packet Over SONET Physical Layer Device TYPICAL APPLICATIONS POS-PHY LEVEL 2 APPLICATION POS-PHY Level 2 Interface Link Layer Device TFCLK TENB TPA TSOP TPRTY TDAT[15:0] TMOD TEOP TERR PM5357 S/UNI-622-POS TFCLK TENB TPA TSOP TPRTY TDAT[15:0] TMOD TEOP TERR RFCLK RENB RPA RSOP RPRTY RDAT[15:0] RMOD REOP RERR RVAL ATM_POS SYSSEL 1 0 RXD+/SD RFCLK RENB RPA RSOP RPRTY RDAT[15:0] RMOD REOP RERR RVAL TXD+/Optical Transceiver LIFSEL 1 POS-PHY LEVEL 3 APPLICATION POS-PHY Level 3 Interface Link Layer Device TFCLK TENB TPA TSOP TPRTY TDAT[7:0] TMOD TEOP TERR PM5357 S/UNI-622-POS TFCLK TENB TPA TSOP TPRTY TDAT[7:0] TMOD TEOP TERR RFCLK RENB RVAL RSOP RPRTY RDAT[7:0] REOP RERR ATM_POS SYSSEL 1 1 RXD+/SD RFCLK RENB RVAL RSOP RPRTY RDAT[7:0] REOP RERR TXD+/Optical Transceiver LIFSEL 1 Head Office: PMC-Sierra, Inc. #105 - 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PMC-981280 (R2) a 1999 PMC-Sierra, Inc. January, 1999 |
Price & Availability of 1981280
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |