View CH7301C_843561.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CH7301C
Chrontel CHRONTEL CHRONTEL CHRONTEL
Chrontel CH7301C DVI Transmitter Device
Features
* DVI Transmitter up to 165M pixels/second * DVI low jitter PLL * DVI hot plug detection * Supporting graphics resolutions up to1600 x 1200 pixels * Providing RGB output * DAC connection detection * Programmable power management * Fully programmable through serial port * Complete Windows and DOS driver support * Low voltage interface support to graphics device * Three 10-bit video DAC outputs * Offered in a 64-pin LQFP package
General Description
The CH7301C is a display controller device which accepts a digital graphics input signal, and encodes and transmits data through a DVI or DFP (Digital flat panel). The device accepts data over one 12-bit wide variable voltage data port which supports different data formats including RGB and YCrCb. The DVI processor includes a low jitter PLL for generation of the high frequency serialized clock, and all circuitry required to encode, serialize and transmit data. The CH7301C comes in versions able to drive a DFP display at a pixel rate of up to 165MHz, supporting UXGA resolution displays. No scaling of input data is performed on the data output to the DVI device. See Figure 1 for the functional block diagram of the CH7301C. Color space conversion from YCrCb to RGB is supported in both DVI and VGA bypass modes.
XCLK,XCLK*
2
Clock Driver
24
DVI PLL DVI Encode DVI Serialize DVI Driver
2 2 2 2
TLC,TLC* TDC0,TDC0* TDC1,TDC1* TDC2,TDC2* VSWING
D[11:0]
12
Data Latch, Demux
24 24
Sync Decode Color space conversion
H,V,DE VREF
3
H,V,DE Latch
Three 10-bit DAC's
DAC2 DAC1 DAC0
3
ISET Serial Port Control H SYNC V SYNC
2
HPDET
GPIO[1:0]
AS
SPC
SPD
RESET*
Figure 1. Functional Block Diagram
201-0000-056
Rev. 1.2,
9/18/2003
1
CHRONTEL
1. PIN DESCRIPTIONS
1.1 Package Diagram
CH7301C
DVDD DE VREF H V DGND GPIO[1] / HPINT GPIO[0] HPDET AS DGND DVDD RESET* SPD SPC N/C
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
DGND D[0] D[1] D[2] D[3] D[4] D[5] XCLK XCLK* D[6] D[7] D[8] D[9] D[10] D[11] DVDD
HSYNC VSYNC NC DVDDV NC NC NC NC GND B R G TEST ISET GND VDD
Chrontel CH7301C
2
AGND AVDD VSWING TGND TDC0* TDC0 TVDD TDC1* TDC1 TGND TDC2* TDC2 TVDD TLC TLC* TGND
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Figure 2. 64-Pin LQFP
201-0000-056 Rev. 1.2,
9/18/2003
CHRONTEL
1.2 Pin Description
Table 1. Pin Description
CH7301C
64-Pin LQFP
2
# Pins Type
1 In
Symbol
DE
Description
Data Enable
This pin accepts a data enable signal which is high when active video data is input to the device, and low all other times. The levels are 0 to DVDDV, and the VREF signal is used as the threshold level. This input is used by the DVI.
3
1
In
VREF
Reference Voltage Input
The VREF pin inputs a reference voltage of DVDDV / 2. The signal is derived externally through a resistor divider and decoupling capacitor, and will be used as a reference level for data, sync, data enable and clock inputs.
4
1
In/Out
H
Horizontal Sync Input / Output
This pin receives / sends out horizontal sync input from / output to the graphics controller.
5
1
In/Out
V
Vertical Sync Input / Output
This pin receives / sends vertical sync input from / output to the graphics controller.
7
1
In/Out
GPIO[1] / HPINT
General Purpose Input - Output[1] / DVI Detect Output (Open drain or internal weak pull-up)
This pin provides a general purpose I/O controlled via the serial port bus. The internal pull-up will be to the DVDD supply. When the GPIO[1] pin is configured as an input, this pin can be used to output the DVI detect signal (pulls low when a termination change has been detected on the HPDET input). This is an open drain output. The output is released through serial port control.
8
1
In/Out
GPIO[0]
General Purpose Input - Output[0]
(Open drain or internal weak pull-up) This pin provides a general purpose I/O controlled via the serial port.
9
1
In
HPDET
Hot Plug Detect (internal pull-down)
This input pin determines whether the DVI is connected to a DVI monitor. When terminated, the monitor is required to apply a voltage greater than 2.4 volts. Changes on the status of this pin will be relayed to the graphics controller via the HPINT or GPIO[1]/HPINT pin pulling low.
10
1
In
AS
Address Select (Internal pull-up)
This pin determines the serial port address of the device (1,1,1,0,1,AS*,AS).
13
1
In
RESET*
Reset * Input (Internal pull-up)
When this pin is low, the device is held in the power-on reset condition. When this pin is high, reset is controlled through the serial port register.
14
1
In/Out
SPD
Serial Port Data Input / Output
This pin functions as the serial data pin of the serial port interface, and uses the DVDDV supply.
201-0000-056
Rev. 1.2,
9/18/2003
3
CHRONTEL
Table 1. Pin Description
CH7301C
Symbol
SPC
64-Pin LQFP
15
# Pins Type
1 In
Description
Serial Port Clock Input This pin functions as the clock pin of the serial port interface, and uses the DVDDV supply. DVI Swing Control
This pin sets the swing level of the DVI outputs. A 2.4K ohm resistor should be connected between this pin and TGND using short and wide traces.
19
1
In
VSWING
22, 21
2
Out
TDC0, TDC0*
DVI Data Channel 0 Outputs
These pins provide the DVI differential outputs for data channel 0 (blue).
25, 24
2
Out
TDC1, TDC1*
DVI Data Channel 1 Outputs
These pins provide the DVI differential outputs for data channel 1 (green).
28, 27
2
Out
TDC2, TDC2*
DVI Data Channel 2 Outputs
These pins provide the DVI differential outputs for data channel 2 (red).
30, 31
2
Out
TLC, TLC*
DVI Clock Outputs
These pins provide the differential clock output for the DVI interface corresponding to data on the TDC[0:2] outputs.
35
1
In
ISET
Current Set Resistor Input
This pin sets the DAC current. A 140 ohm resistor should be connected between this pin and GND (DAC ground) using short and wide traces.
36
1
In
TEST
TEST Input
This pin is used for factory test and should be tied to GND or left N/C.
37
1
Out
G
38
1
Out
R
Green Output This pin will output the Green component of RGB when RGB bypass mode is used. Red Output This pin will output the Red component of RGB when RGB bypass mode is used. Blue Output This pin will output the Blue component of RGB when RGB bypass mode is used. No Connect Vertical Sync Output
A buffered version of VGA vertical sync can be acquired from this pin. (Refer to Register 21h, DC register)
39
1
Out
B
16, 41, 42, 6 43, 44, 46 47 1 Out
NC VSYNC
4
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
Table 1. Pin Description
CH7301C
Symbol
HSYNC
64-Pin LQFP
48
# Pins Type
1 Out
Description
Horizontal Sync Output
A buffered version of VGA horizontal sync can be acquired from this pin. (Refer to Register 21h, DC register)
50 - 55, 58 - 63
12
In
D[11] - D[0] Data[11] through Data[0] Inputs
57, 56
2
In
XCLK, XCLK*
1, 12, 49 6, 11, 64 45 23, 29 20, 26, 32 18 17 33 34, 40
3 3 1 2 3 1 3 1 2
Power Power Power Power Power Power Power Power Power
DVDD DGND DVDDV TVDD TGND AVDD AGND VDD GND
These pins accept the 12 data inputs from a digital video port of a graphics controller. The levels are 0 to DVDDV, and the VREF signal is used as the threshold level. External Clock Inputs These inputs form a differential clock signal input to the CH7301C for use with the H, V, DE and D[11:0] data. If differential clocks are not available, the XCLK* input should be connected to VREF. The output clocks from this pad cell are able to have their polarities reversed under the control of the MCP bit (in register 1Ch). Digital Supply Voltage (3.3V) Digital Ground I/O Supply Voltage (1.1V to 3.3V) DVI Transmitter Supply Voltage (3.3V) DVI Transmitter Ground PLL Supply Voltage (3.3V) PLL Ground DAC Supply Voltage (3.3V) DAC Ground
201-0000-056
Rev. 1.2,
9/18/2003
5
CHRONTEL
2. MODES OF OPERATION
CH7301C
The CH7301C is capable of being operated as a single DVI output link. Descriptions of the single DVI output link operating mode, with a block diagram of the data flow within the device is shown on Figure 1.
2.1 RGB Bypass
In RGB Bypass mode, data, sync and clock signals are input to the CH7301C from a graphics device, and bypassed directly to the D/A converters to implment a second CRT DAC function. External sync signals must be supplied from the graphics device. These sync signals are buffered internally, and can be output to drive the CRT. The input data format can be either YCrCb or RGB in this operating mode (See description for register 56h, bit[0). Input data is 2X multiplexed, and the XCLK clock signal can be 1X or 2X times the pixel rate. The CH7301C can support a pixel rate of 165MHz. This operating mode uses all 10 bits of the DAC's 10-bit range, and provides a nominal signal swing of 0.661V (or 0.7V depending on DAC Gain setting in control registers) when driving a 75 doubly terminated load. No scaling, scan conversion or flicker filtering is applied in RGB bypass.
2.2 DVI Output
In DVI Output mode, multiplexed input data, sync and clock signals are input to the CH7301C from the graphics controller's digital output port. Data will be 2X multiplexed, and the clock inputs can be 1X or 2X times the pixel rate. Some examples of modes supported are shown in the table below, and a block diagram of the CH7301C is shown on the following page. For the table below, clock frequencies for given modes were taken from VESA DISPLAY MONITOR TIMING SPECIFICATIONS if they were detailed there, not VESA TIMING DEFINITION FOR FLAT PANEL MONITORS. The device is not dependent upon this set of timing specifications. Any values of pixels/line, lines/frame and clock rate are acceptable, as long as the pixel rate remains below 165MHz. For correct DVI operation, the input data format must be selected to be one of the RGB input formats.
Table 2. DVI Outputs
Graphics Resolution 720x400 640x400 640x480 720x480 720x576 800x600 1024x768 1280x720 1280x768 1280x1024 1366x768 1360x1024 1400x1050 1600x1200 1920x10801
1
Active Aspect Ratio 4:3 8:5 4:3 4:3 4:3 4:3 4:3 16:9 15:9 4:3 16:9 4:3 4:3 4:3 16:9
Pixel Aspect Ratio 1.35:1.00 1:1 1:1 9:8 15:12 1:1 1:1 1:1 1:1 1:1 1:1 1:1 1:1 1:1 1:1
Refresh Rate (Hz) <85 <85 <85 59.94 50 <85 <85 <85 <85 <85 <85 <75 <75 <60 <60
XCLK Frequency (MHz) <35.5 <31.5 <36 27 27 <57 <95 <110 <119 <158 <140 <145 <156 <165 <165
DVI Frequency (Mbits) <355 <315 <360 270 270 <570 <950 <1100 <1190 <1580 <1400 <1450 <1560 <1650 <1650
This mode is implemented with reduced blanking.
6
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
3. INPUT INTERFACE
Two distinct methods of transferring data to the CH7301C are described. They are: * Multiplexed data, clock input at 1X pixel rate * Multiplexed data, clock input at 2X pixel rate
CH7301C
For the multiplexed data, clock at 1X pixel rate, the data applied to the CH7301C is latched with both edges of the clock (also referred to as dual-edge transfer mode or DDR). For the multiplexed data, clock at 2X pixel rate, the data applied to the CH7301C is latched with one edge of the clock (also known as single edge transfer mode or SDR). The polarity of the pixel clock can be reversed under serial port control. In single edge transfer modes, the clock edge used to latch data is programmable. In dual edge transfer modes, the clock edge used to latch the first half of each pixel is programmable.
3.1 Interface Voltage Levels
The graphics controller interface can operate at a variable voltage level controlled by the voltage on the DVDDV pin. This should be set to the maximum voltage of the interface (typically 3.3V or adjustable between 1.1 and 1.8V). The VREF pin is the voltage reference for the data, date enable, clock and sync inputs and must be tied to DVDDV/2. This is typically done using a resistor divider.
3.2 Input Clock and Data Timing Diagram
The figure below shows the timing diagram for input data and clocks. The first XCLK/XCLK* waveform represents the input clock for the multiplexed data, clock at 2X pixel rate method. The second XCLK/XCLK* waveform represents the input clock for the multiplexed data, clock at 1X pixel rate method.
XCLK/ XCLK* XCLK/ XCLK* D[11:0]
VOH VOL VOH VOL t1 t2 VOH VOL VOH
DE
VOL t1 VOH t2 64 P-OUT VOL VOH
H
V
VOL
1 VGA Line
Figure 3. Interface Timing Table 3. Interface Timing
Symbol
VOH VOL t11 t21 DVDDV
1
Parameter
Output high level of interface signals Output Low level of interface signals D[11:0] & DE to XCLK = XCLK* Delay (setup time) XCLK = XCLK* to D[11:0] & DE Delay (hold time) Digital I/O Supply Voltage
Min DVDDV 0.2 -0.2 0.5 0.5 1.1 - 5%
Typical
Max DVDDV + 0.2 0.2
Unit V V ns ns V
3.3 + 5%
D[11:0], H, V DE times measured when input equals Vref+100mV on rising edges, Vref-100mV on falling edges. Rev. 1.2, 9/18/2003 7
201-0000-056
CHRONTEL
3.3 Input Clock and Data Formats
CH7301C
The 12 data inputs support 5 different multiplexed data formats, each of which can be used with a 1X clock latching data on both clock edges, or a 2X clock latching data with a single edge. The data received by the CH7301C can be used to drive the DVI output, the VGA to TV encoder, or directly drive the DAC's. The multiplexed input data formats are (IDF[2:0]): IDF 0 1 2 3 4 Description 12-bit multiplexed RGB input (24-bit color), (multiplex scheme 1) 12-bit multiplexed RGB2 input (24-bit color), (multiplex scheme 2) 8-bit multiplexed RGB input (16-bit color, 565) 8-bit multiplexed RGB input (15-bit color, 555) 8-bit multiplexed YCrCb input (24-bit color), (Y, Cr and Cb are multiplexed)
For multiplexed input data formats, either both transitions of the XCLK/XCLK* clock pair, or each rising or falling edge of the clock pair (depending upon MCP bit, rising refers to a rising edge on the XCLK signal, a falling edge on the XCLK* signal) will latch data from the graphics chip. The multiplexed input data formats are shown in the figures below. The Pixel Data bus represents a 12-bit or 8-bit multiplexed data stream, which contains either RGB or YCrCb formatted data. The input data rate is 2X the pixel rate, and each pair of Pn values (eg; P0a and P0b) will contain a complete pixel encoded as shown in the tables 4 ~ 7 below. It is assumed that the first clock cycle following the leading edge of the incoming horizontal sync signal contains the first word (Pxa) of a pixel, if an active pixel was present immediately following the horizontal sync. This does not mean that active data should immediately follow the horizontal sync, however. When the input is a YCrCb data stream the color-difference data will be transmitted at half the data rate of the luminance data, with the sequence being set as Cb, Y, Cr, Y, where Cb0,Y0,Cr0 refers to co-sited luminance and colordifference samples and the following Y1 byte refers to the next luminance sample, per CCIR-656 standards (the clock frequency is dependent upon the current mode, and is not 27MHz as specified in CCIR-656). All non-active pixels should be 0 in RGB formats, and 16 for Y and 128 for CrCb in YCrCb formats.
3.3.1 Data De-skew Feature The de-skew feature allows adjustment of the input setup and hold time. The input data D[11:0] can be latched slightly before or after the latching edge of XCLK depending on the amount of the de-skew. Note that the XCLK is not changed, only the time at which the data is latch relative to XCLK. .The de-skew is controlled using the XCMD[3:0] bits located in register 1Dh. The delay tCD between clock and data is given by the following formula: tCD = - XCMD[3:0] * tSTEP for 0 XCMD[3:0] 7 tCD = (XCMD[3:0] - 8) * tSTEP for 8 XCMD[3:0] 15 where XCMD is a number between 0 and 15 represented as a binary code tSTEP is the adjustment increment (See Table 17)
The delay is also tabulated in Table 9.
8
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
CH7301C
HS XCLK
(2X)
SAV
XCLK
(1X)
D[11:0] The following data is latched for IDF = 0 P[23:16]
(Red Data)
P0a
P0b
P1a
P1b
P2a
P2b
P0b[11:4]
P1b[11:4]
P2b[11:4]
P[15:8]
(Green Data)
P0b[3:0], P0a[11:8]
P1b[3:0], P1a[11:8]
P2b[3:0], P2a[11:8]
P[7:0]
(Blue Data)
P0a[7:0]
P1a[7:0]
P2a[7:0]
The following data is latched for IDF = 1 P[23:16]
(Red Data) P0b[11:7], P0b[3:1] P1b[11:7], P1b[3:1] P2b[11:7] P2b[3:1]
P[15:8]
(Green Data)
P0b[6:4], P0a[11:9], P0b[0], P0a[3]
P1b[6:4], P1a[11:9], P1b[0], P1a[3] P2a[8:4] P2a[2:0]
P[7:0]
(Blue Data)
P0a[8:4], P0a[2:0]
P1a[8:4], P1a[2:0]
Figure 4. Multiplexed Input Data Formats (IDF = 0, 1)
201-0000-056
Rev. 1.2,
9/18/2003
9
CHRONTEL
CH7301C
HS XCLK
(2X)
SAV
XCLK
(1X)
D[11:0] The following data is latched for IDF = 2 P[23:19]
(Red Data)
P0a
P0b
P1a
P1b
P2a
P2b
P0b[11:7]
P1b[11:7]
P2b[11:7]
P[15:10]
(Green Data)
P0b[6:4], P0a[11:9]
P1b[6:4], P1a[11:9]
P2b[6:4], P2a[11:9]
P[7:3]
(Blue Data)
P0a[8:4]
P1a[8:4]
P2a[8:4]
The following data is latched for IDF = 3 P[23:19]
(Red Data) P0b[10:6] P1b[10:6] P2b[10:6]
P[15:11]
(Green Data)
P0b[5:4], P0a[11:9]
P1b[5:4], P1a[11:9]
P2b[5:4], P2a[11:9]
P[7:3]
(Blue Data)
P0a[8:4]
P1a[8:4]
P2a[8:4]
The following data is latched for IDF = 4 CRA
(internal signal)
P[23:16]
(Y Data)
P0b[7:0]
P1b[7:0]
P2b[7:0]
P[15:8]
(CrCb Data)
P0a[7:0]
P1a[7:0]
P2a[7:0]
P[7:0]
(ignored)
GND
GND
GND
Figure 5. Multiplexed Input Data Formats (IDF = 2, 3, 4)
10
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
Table 4. Multiplexed Input Data Formats (IDF = 0, 1)
IDF = Format = Pixel # Bus Data 0 12-bit RGB (12-12) P0b P1a R0[7] G1[3] R0[6] G1[2] R0[5] G1[1] R0[4] G1[0] R0[3] B1[7] R0[2] B1[6] R0[1] B1[5] R0[0] B1[4] G0[7] B1[3] G0[6] B1[2] G0[5] B1[1] G0[4] B1[0]
CH7301C
D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]
P0a G0[3] G0[2] G0[1] G0[0] B0[7] B0[6] B0[5] B0[4] B0[3] B0[2] B0[1] B0[0]
P1b R1[7] R1[6] R1[5] R1[4] R1[3] R1[2] R1[1] R1[0] G1[7] G1[6] G1[5] G1[4]
P0a G0[4] G0[3] G0[2] B0[7] B0[6] B0[5] B0[4] B0[3] G0[0] B0[2] B0[1] B0[0]
1 12-bit RGB (12-12) P0b P1a R0[7] G1[4] R0[6] G1[3] R0[5] G1[2] R0[4] B1[7] R0[3] B1[6] G0[7] B1[5] G0[6] B1[4] G0[5] B1[3] R0[2] G1[0] R0[1] B1[2] R0[0] B1[1] G0[1] B1[0]
P1b R1[7] R1[6] R1[5] R1[4] R1[3] G1[7] G1[6] G1[5] R1[2] R1[1] R1[0] G1[1]
Table 5. Multiplexed Input Data Formats (IDF = 2, 3)
IDF = Format = Pixel # Bus Data 2 RGB 5-6-5 P0b P1a R0[7] G1[4] R0[6] G1[3] R0[5] G1[2] R0[4] B1[7] R0[3] B1[6] G0[7] B1[5] G0[6] B1[4] G0[5] B1[3] 3 RGB 5-5-5 P0b P1a X G1[5] R0[7] G1[4] R0[6] G1[3] R0[5] B1[7] R0[4] B1[6] R0[3] B1[5] G0[7] B1[4] G0[6] B1[3]
D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4]
P0a G0[4] G0[3] G0[2] B0[7] B0[6] B0[5] B0[4] B0[3]
P1b R1[7] R1[6] R1[5] R1[4] R1[3] G1[7] G1[6] G1[5]
P0a G0[5] G0[4] G0[3] B0[7] B0[6] B0[5] B0[4] B0[3]
P1b X R1[7] R1[6] R1[5] R1[4] R1[3] G1[7] G1[6]
Table 6. Multiplexed Input Data Formats (IDF = 4)
IDF = Format = Pixel # Bus Data 4 YCrCb 8-bit P1b P2a Y1[7] Cb2[7] Y1[6] Cb2[6] Y1[5] Cb2[5] Y1[4] Cb2[4] Y1[3] Cb2[3] Y1[2] Cb2[2] Y1[1] Cb2[1] Y1[0] Cb2[0]
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]
P0a Cb0[7] Cb0[6] Cb0[5] Cb0[4] Cb0[3] Cb0[2] Cb0[1] Cb0[0]
P0b Y0[7] Y0[6] Y0[5] Y0[4] Y0[3] Y0[2] Y0[1] Y0[0]
P1a Cr0[7] Cr0[6] Cr0[5] Cr0[4] Cr0[3] Cr0[2] Cr0[1] Cr0[0]
P2b Y2[7] Y2[6] Y2[5] Y2[4] Y2[3] Y2[2] Y2[1] Y2[0]
P3a Cr2[7] Cr2[6] Cr2[5] Cr2[4] Cr2[3] Cr2[2] Cr2[1] Cr2[0]
P3b Y3[7] Y3[6] Y3[5] Y3[4] Y3[3] Y3[2] Y3[1] Y3[0]
201-0000-056
Rev. 1.2,
9/18/2003
11
CHRONTEL
CH7301C
When IDF = 4 (YCrCb mode), the data inputs can also be used to transmit sync information to the device. In this mode, the embedded sync will follow the VIP2 convention, and the first byte of the `video timing reference code' will be assumed to occur when a Cb sample would occur, if the video stream was continuous. This is shown below:
Table 7. Embedded Sync
IDF = Format = Pixel # Bus Data 4 YCrCb 8-bit P1b P2a S[7] Cb2[7] S[6] Cb2[6] S[5] Cb2[5] S[4] Cb2[4] S[3] Cb2[3] S[2] Cb2[2] S[1] Cb2[1] S[0] Cb2[0]
Dx[7] Dx[6] Dx[5] Dx[4] Dx[3] Dx[2] Dx[1] Dx[0]
P0a FF FF FF FF FF FF FF FF
P0b 00 00 00 00 00 00 00 00
P1a 00 00 00 00 00 00 00 00
P2b Y2[7] Y2[6] Y2[5] Y2[4] Y2[3] Y2[2] Y2[1] Y2[0]
P3a Cr2[7] Cr2[6] Cr2[5] Cr2[4] Cr2[3] Cr2[2] Cr2[1] Cr2[0]
P3b Y3[7] Y3[6] Y3[5] Y3[4] Y3[3] Y3[2] Y3[1] Y3[0]
In this mode, the S[7..0] byte contains the following data:
S[6] S[5] S[4]
= = =
F V H
= = =
1 during field 2, 0 during field 1 1 during field blanking, 0 elsewhere 1 during EAV (synchronization reference at the end of active video) 0 during SAV (synchronization reference at the start of active video)
Bits S[7] and S[3..0] are ignored.
12
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
4. REGISTER CONTROL
CH7301C
The CH7301C is controlled via a serial port. The serial port bus uses only the SPC clock to latch data into registers, and does not use any internally generated clocks so that the device can be written to in all power down modes. The device retains all register states.
4.1 Control Registers Map
The controls are listed below, divided into three sections: general controls, input / output controls, DVI controls. A register map and register description follows.
* General Controls
ResetIB ResetDB PD[7:0] VID[7:0] DID[7:0] TSTP[1:0] Software serial reset Software datapath reset Power down controls (DVIP, DVIL, TVD, DACPD[2:0], FDP) Version ID register Device ID register Enable/select test pattern generation (color bar, ramp)
* Input/Output Controls
XCM XCMD[3:0] MCP IDF[2:0] GPIOL[1:0] GOENB[1:0] SYNCO[1:0] DACG[1:0] DACBP DES HSP VSP T_RGB XCLK 1X, 2X select Delay adjust between XCLK and D[11:0] XCLK polarity control Input data format Read or write level for GPIO pins Direction control for GPIO pins Enables/selects sync output for RGB and bypass modes DAC gain control DAC bypass Decode embedded sync H sync polarity control V sync polarity control YCrCb to RGB enable
* DVI Controls
CTL[3:0] DVID[2:0] DVIP DVIL DVIT HPDD HPIE HPIR TPFBD[3:0] TPCP[1:0] TPFFD[1:0] TPPSD[1:0] TPLPF[3:0] DVII TMSYO DVI Control Inputs DVI transmitter drive strength control DVI Power Down Control DVI Power Down Control Hot Plug Detection Pin Level Hot Plug Detection Disable Hot Plug Interrupt Enable on GPIO[1] Hot Plug Interrupt Reset DVI PLL feed back divider DVI PLL charge pump trim DVI PLL feed forward divider DVI PLL post scale divider DVI PLL low pass filter DVI output invert DVI Sync Direction
201-0000-056
Rev. 1.2,
9/18/2003
13
CHRONTEL
4.2 Registers Read/Write
Regarding the CH7301C registers read/write operation, please see applications note AN-41 for details.
CH7301C
Table 8. Serial Port Register Map
Register 1Ch 1Dh 1Eh 1Fh 20h 21h 23h 31h 33h 34h 35h 36h 37h 48h 49h 4Ah 4Bh 56h Bit 7 Reserved Reserved GOENB1 Reserved HPIE Reserved Reserved TPPD3 DVID2 Reserved Reserved TPLPF3 Reserved Reserved DVIP VID7 DID7 Reserved Bit 6 Reserved Reserved GOENB0 DES Reserved Reserved Reserved TPPD2 DVID1 Reserved Reserved TPLPF2 Reserved Reserved DVIL VID6 DID6 Reserved Bit 5 Reserved Reserved GPIOL1 Reserved DVIT Reserved Reserved TPPD1 DVID0 TPFFD1 Reserved TPLPF1 Reserved Reserved Reserved VID5 DID5 TMSYO Bit 4 Reserved Reserved GPIOL0 VSP Reserved Reserved Reserved TPPD0 DVII TPFFD0 Reserved TPLPF0 Reserved ResetIB Reserved VID4 DID4 Reserved Bit 3 Reserved XCMD3 HPIR HSP DACT2 SYNCO0 Reserved CTL3 TPPSD1 TPFBD3 Reserved Reserved Reserved ResetDB DACPD2 VID3 DID3 Reserved Bit 2 MCP XCMD2 Reserved IDF2 DACT1 DACG1 HPDD CTL2 TPPSD0 TPFBD2 Reserved Reserved Reserved Reserved DACPD1 VID2 DID2 Reserved Bit 1 Reserved XCMD1 Reserved IDF1 DACT0 DACG0 Reserved CTL1 Reserved TPFBD1 Reserved Reserved Reserved TSTP1 DACPD0 VID1 DID1 Reserved Bit 0 XCM XCMD0 Reserved IDF0 SENSE DACBP Reserved CTL0 TPCP0 TPFBD0 Reserved Reserved Reserved TSTP0 FPD VID0 DID0 T_RGB
All register bits not defined in the register map are reserved bits, and should be left at the default value.
Clock Mode Register
Symbol: Address:
CM 1Ch
7 6 5 4 3 SYMBOL: Reserved Reserved Reserved Reserved Reserved TYPE: R/W R/W R/W R/W R/W DEFAULT: 0 0 0 0 0
BIT:
2 1 MCP Reserved R/W R/W 0 0
0 XCM R/W 0
Bit 0 of register CM signifies the XCLK frequency. A value of `0' is used when the XCLK is at the pixel frequency (duel edge clocking mode) and a value of `1' is used when the XCLK is twice the pixel frequency (single edge clocking mode).
Bit 2 of register CM controls the phase of the XCLK clock input to the CH7301C. A value of `1' inverts the XCLK signal at the input of the device. This control is used to select which edge of the XCLK signal to use for latching input data.
14
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
Input Clock Register
Symbol: Address:
CH7301C
IC 1Dh
7 6 5 4 3 2 1 SYMBOL: Reserved Reserved Reserved Reserved XCMD3 XCMD2 XCMD1 TYPE: R/W R/W R/W R/W R/W R/W R/W DEFAULT: 0 1 0 0 1 0 0
BIT:
0 XCMD0 R/W 0
XCMD[3:0] (bits 3-0) of register IC control the delay applied to the XCLK signal before latching input data D[11:0] per the following table. tSTEP is given in Table 17.
Table 9. Delay applied to XCLK before latching input data D[11:0]
XCMD3
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
XCMD2
0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
XCMD1
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
XCMD0
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Adjust phase of Clock relative to Data
0 * tSTEP, XCLK ahead of Data 1 * tSTEP, XCLK ahead of Data 2 * tSTEP, XCLK ahead of Data 3 * tSTEP, XCLK ahead of Data 4 * tSTEP, XCLK ahead of Data 5 * tSTEP, XCLK ahead of Data 6 * tSTEP, XCLK ahead of Data 7 * tSTEP, XCLK ahead of Data 0 * tSTEP, XCLK behind Data 1 * tSTEP, XCLK behind Data 2 * tSTEP, XCLK behind Data 3 * tSTEP, XCLK behind Data 4 * tSTEP, XCLK behind Data 5 * tSTEP, XCLK behind Data 6 * tSTEP, XCLK behind Data 7 * tSTEP, XCLK behind Data
GPIO Control Register
Symbol: Address:
GPIO 1Eh
7 6 GOENB1 GOENB0 TYPE: R/W R/W DEFAULT: 1 1
SYMBOL:
BIT:
5 4 GPIOL1 GPIOL0 R/W R/W 0 0
3 2 1 HPIR Reserved Reserved R/W R/W R/W 0 0 0
0 Reserved R/W 0
201-0000-056
Rev. 1.2,
9/18/2003
15
CHRONTEL
CH7301C
Bit 3 of register GPIO resets the hot plug detection circuitry. A value of `1' causes the CH7301C to release the GPIO[1]/HPINT pin. When a hot plug interrupt is asserted by the CH7301C, the CH7301C driver should read the DVIT bit in register 20h to determine the state of the DVI termination. After having read this, the HPIR bit should be set high to reset the circuit, and then set low again. Bits 5-4 of register GPIO defines the GPIO Read or Write Data bits [1:0]. When the corresponding GOENB bits (GOENB[1:0]) are '0', the values in GPIOL[1:0] are driven out at the corresponding GPIO pins. When the corresponding GOENB bits are '1', the values in GPIOL[1:0] can be read to determine the level forced into the corresponding GPIO pins. Bits 7-6 of register GPIO are GPIO Direction Control bits [1:0]. GOENB[1:0] control the direction of the GPIO[1:0] pins. A value of `1' sets the corresponding GPIO pin to an input, and a value of `0' sets the corresponding pin to a non-inverting output. The level at the output depends on the value of the corresponding bit GPIOL[1:0].
Input Data Format Register
Symbol: Address:
IDF 1Fh
7 Reserved TYPE: R/W DEFAULT: 1
SYMBOL:
BIT:
6 5 DES Reserved R/W R/W 0 0
4 VSP R/W 0
3 HSP R/W 0
2 IDF2 R/W 0
1 IDF1 R/W 0
0 IDF0 R/W 0
Bits 2-0 of register IDF select the input data format. See Input Interface on section 3.3 on page 8 for a listing of available formats. HSP (bit 3) of register IDF controls the horizontal sync polarity. A value of '0' defines the horizontal sync to be active low, and a value of '1' defines the horizontal sync to be active high. VSP (bit 4) of register IDF controls the vertical sync polarity. A value of '0' defines the vertical sync to be active low, and a value of '1' defines the vertical sync to be active high. DES (bit 6) of register IDF signifies when the CH7301C is to decode embedded sync signals present in the input data stream instead of using the H and V pins. This feature is only available for input data format #4. A value of '0' selects the H and V pins to be used as the sync inputs, and a value of '1' selects the embedded sync signal.
Connection Detect Register
Symbol: Address:
CD 20h
BIT: SYMBOL: TYPE: DEFAULT:
7 6 HPIE Reserved R/W R/W 0 0
5 4 DVIT Reserved R R/W 0 0
3 DACT2 R X
2 DACT1 R X
1 DACT0 R X
0 SENSE R/W 0
The Connection Detect Register provides a means to determine the status of the DAC outputs and the DVI hot plug detect pin. The status bits, DACT[2:0] correspond to the termination of the three DAC outputs. However, the values
16 201-0000-056 Rev. 1.2, 9/18/2003
CHRONTEL
CH7301C
contained in these STATUS BITS ARE NOT VALID until a sensing procedure is performed. Use of this register requires a sequence of events to enable the sensing of outputs, then reading out the applicable status bits. The detection sequence works as follows: 1) Set the power management register (Register 49h) to enable all DAC's, and set register 21h[0] = '0'. 2) Set the SENSE bit to a 1. This forces a constant output from the DAC's.
3) Reset the SENSE bit to 0. This triggers a comparison between the voltage present on these analog outputs and the reference value. During this step, each of the three status bits corresponding to individual DAC outputs will be set if they are CONNECTED. 4) Read the status bits. The status bits, DACT[2:0] now contain valid information which can be read to determine which outputs are connected to a display monitor. Again, a "1" indicates a valid connection, a "0" indicates an unconnected output.
Bit 5 of register CD can be read at any time to determine the level of the hot plug detection pin (HPDET). When the hot plug detect pin changes state, and the DVI output is selected, the HPINT output pin will be pulled low signifying a change in the DVI termination. At this point, the HPIR bit in register 1Eh should be set high, then low to reset the hot plug detect circuit. Bit 7 of register CD enables the hot plug interrupt detection signal output from the GPIO[1]/HPINT pin. A value of `1' allows the hot plug detect circuit to pull the GPIO[1]/HPINT pin low when a change of state has taken place on the hot plug detect pin (HPDET). A value of `0' disables the interrupt signal. See also the description of the DVIT bit.
DAC Control Register
Symbol:
DC
Address:
21h
7 6 5 4 3 SYMBOL: Reserved Reserved Reserved Reserved SYNCO0 TYPE: R/W R/W R/W R/W R/W DEFAULT: 0 0 0 0 0
BIT:
2 DACG1 R/W 0
1 DACG0 R/W 0
0 DACBP R/W 0
Bit 0 of register DC selects the DAC bypass mode. If the input data format is digital RGB, a value of `1' outputs the incoming data directly at the DAC[2:0] outputs for the VGA-Bypass RGB output. If the input data format is digital YCrCb, bit 0 of register 56h must be set to '1', together with bit 0 of register 21h set to '1', to output the analog RGB from the DACs. Bits 2-1 of register DC control the DAC gain. DACG1 should be low when the input data format is RGB (IDF = 03), and high when the input data format is YCrCb (IDF = 4). Bits 3 of register DC enables the HSYNC and VSYNC outputs.
201-0000-056
Rev. 1.2,
9/18/2003
17
CHRONTEL
Hot Plug Detection Register
Symbol: Address:
CH7301C
HPD 23h
BIT: SYMBOL: TYPE: DEFAULT:
7 6 5 4 3 Reserved Reserved Reserved Reserved Reserved R/W R/W R/W R/W R/W 0 0 0 0 0
2 1 HPDD Reserved R/W R/W 0 0
0 Reserved R/W 0
HPDD (bit 2) of register HPD disables the hardware hot plug detection function. This function (default on) tri-states the DVI outputs when the hot plug detect pin (HPDET) is pulled low in accordance with the DVI specification, revision 1.0. This function is independent of the hot plug interrupt function (HPIE, register 20h, bit 7) controlled via the SPP interface. HPDD = 0 => hardware hot plug interrupt is enabled = 1 => hardware hot plug interrupt is disabled
DVI Control Input Register
Symbol: Address:
TCTL 31h
BIT: SYMBOL: TYPE: DEFAULT:
7 TPPD3 R/W 1
6 TPPD 2 R/W 0
5 TPPD 1 R/W 0
4 TPPD 0 R/W 0
3 CTL3 R/W 0
2 CTL2 R/W 0
1 CTL1 R/W 0
0 CTL0 R/W 0
Bits 3-0 of register TCTL set the DVI control inputs applied to the green and red channels during sync intervals. It is recommended to leave these controls at the default value. Bits 7-4 of register TCTL control the DVI PLL phase detector. The default value is recommended.
18
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
DVI PLL Charge Pump Control Register
Symbol: Address:
CH7301C
TPCP 33h
BIT: SYMBOL: TYPE: DEFAULT:
7 DVID2 R/W 1
6 DVID1 R/W 1
5 DVID0 R/W 1
4 3 2 1 DVII TPPSD1 TPPSD0 Reserved R/W R/W R/W R/W 0 0 1 0
0 TPCP0 R/W 0
Bit 0 of register TPCP control the DVI PLL charge pump. Bits 3-2 of register TPCP control the DVI PLL post scale divider. The value should be set as shown in Table 10 depending on the input frequency range. Bit 4 of register TPCP inverts the DVI outputs. A value of 1 inverts the output. A value of 0 is recommended. Bits 7-5 of register TPCP control the DVI transmitter output drive level. The value should be set as shown in Table 10.
DVI PLL Divider Register
Symbol: Address:
TPD 34h
7 6 5 4 3 2 1 SYMBOL: Reserved Reserved TPFFD1 TPFFD0 TPFBD3 TPFBD2 TPFBD1 TYPE: R/W R/W R/W R/W R/W R/W R/W DEFAULT: 0 0 0 1 0 1 1
Bits 3-0 of register TPD control the DVI PLL feedback divider. The default value is recommended. Bits 5-4 of register TPD control the DVI PLL feed forward divider. The default value is recommended. Please see Table 10 for the default values in terms of the frequency ranges.
BIT:
0 TPFBD0 R/W 0
DVI PLL Supply Control Register
Symbol: Address:
TPVT 35h
7 6 5 4 3 2 1 Reserved Reserved Reserved Reserved Reserved Reserved Reserved TYPE: R/W R/W R/W R/W R/W R/W R/W DEFAULT: 0 0 1 1 0 0 0
SYMBOL:
BIT:
0 Reserved R/W 0
This register controls the voltage in the DVI PLL, use default settings for this register.
201-0000-056
Rev. 1.2,
9/18/2003
19
CHRONTEL
DVI PLL Filter Register Symbol:
Address:
CH7301C
TPF
36h
BIT: SYMBOL: TYPE: DEFAULT:
7 TPLPF3 R/W 0
6 TPLPF2 R/W 0
5 TPLPF1 R/W 0
4 3 2 1 TPLPF0 Reserved Reserved Reserved R/W R/W R/W R/W 0 0 0 0
0 Reserved R/W 0
Bits 3-0 of register TPF are reserved bits, and should be left at the default value. Bits 7-4 of register TPF control the DVI PLL low pass filter. The default value is recommended.
Please see Table 10 for the default values in terms of the frequency ranges.
Table 10. The Registers Default Settings In Terms Of The Frequency Ranges
Register 33h 34h 36h TPCP TPD TPF <= 65MHz 08h 16h 60h > 65MHz 06h 26h A0h
DVI Clock Test Register
Symbol: Address:
TCT 37h
BIT: SYMBOL: TYPE: DEFAULT:
7 6 5 4 3 2 1 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0
This register is used for internal testing. The default value is recommended.
20
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
Test Pattern Register
Symbol: Address:
BIT:
CH7301C
TSTP 48h
7 6 5 Reserved Reserved Reserved TYPE: R/W R/W R/W DEFAULT: 0 0 0
SYMBOL:
4 3 2 ResetIB ResetDB Reserved R/W R/W R/W 1 1 0
1 TSTP1 R/W 0
0 TSTP0 R/W 0
Bits 1-0 of register TSTP control the test pattern generation block. This test pattern can be used for both the DVI output and the display monitor output. The pattern generated is determined by Table 11 below.
Table 11. Test Pattern Control
TSTP[1:0] 00 01 1X Buffered Clock Output No test pattern - Input data is used Color Bars Horizontal Luminance Ramp
Bit 3 of register TSTP controls the datapath reset signal. A value of `0' holds the datapath in a reset condition, while a value of `1', places the datapath in normal mode. The datapath is also reset at power on by an internally generated power on reset signal. Bit 4 of register TSTP controls the serial port reset signal. A value of `0' holds the serial port registers in a reset condition, while a value of `1', places the serial port registers in normal mode. The serial port registers are also reset at power on by an internally generated power on reset signal.
Power Management Register
Symbol: Address:
PM 49h
BIT: SYMBOL: TYPE: DEFAULT:
7 DVIP R/W 0
6 5 4 3 2 1 DVIL Reserved Reserved DACPD2 DACPD1 DACPD0 R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0
0 FPD R/W 1
Register PM controls which circuitry within the CH7301C is operating, according to Table 12 below.
Table 12. Power Management
49h[7] X X X 1 X 49h[6] X X X 1 X 56h[0] 0 1 X X X 21h[0] 1 1 0 X X 49h[3:1] 000 XXX XXX XXX XXX 49h[0] 0 0 0 0 1 Operating State VGA to RGB Bypass On VGA to RGB Bypass On VGA to RGB Bypass Off DVI Encode, Serialize, Transmitter, and PLL on Full Power Down Functional Description Input is digital RGB Input is digital YCrCb All DACs off DVI is in normal function All circuitry is powered down except serial port
201-0000-056
Rev. 1.2,
9/18/2003
21
CHRONTEL
Version ID Register
Symbol: Address:
CH7301C
VID 4Ah
BIT: SYMBOL: TYPE: DEFAULT:
7 VID7 R 1
6 VID6 R 0
5 VID5 R 0
4 VID4 R 1
3 VID3 R 0
2 VID2 R 1
1 VID1 R 0
0 VID0 R 1
Register VID is a read only register containing the version ID number of the CH7301C.
Device ID Register
Symbol: Address:
DID 4Bh
BIT: SYMBOL: TYPE: DEFAULT:
7 DID7 R 0
6 DID6 R 0
5 DID5 R 0
4 DID4 R 1
3 DID3 R 0
2 DID2 R 1
1 DID1 R 1
0 DID0 R 1
Register DID is a read only register containing the device ID number of the CH7301C.
DVI Sync Polarity Register
Symbol: Address:
DSP 56h
7 6 5 4 3 2 1 SYMBOL: Reserved Reserved TMSYO Reserved Reserved Reserved Reserved TYPE: R/W R/W R/W R/W R/W R/W R/W DEFAULT: 0 0 0 0 0 0 0
T_RGB (bit 0) of register DSP enables the YCrCb to RGB color space conversion T_RGB = 0 => Disable YCrCb to RGB conversion = 1 => Enable YCrCb to RGB conversion
BIT:
0 T_RGB R/W 0
TMSYO (bit 5) of register DSP determines the polarity of embedded sync for DVI, if 0, flip H, V for DVI.
22
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
5. ELECTRICAL SPECIFICATIONS
Table 13: Absolute Maximum Ratings
Symbol Description All power supplies relative to GND Input voltage of all digital pins
TSC TAMB TSTOR TJ TVPS
CH7301C
Min -0.5 GND - 0.5
Typ
Max 5.0 VDD + 0.5
Units V V Sec C C C C
Analog output short circuit duration Ambient operating temperature Storage temperature Junction temperature Vapor phase soldering (1 minute) 0 -65
Indefinite 85 150 150 220
Note: 1. Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated under the normal operating condition of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The device is fabricated using high-performance CMOS technology. It should be handled as an ESD sensitive device. Voltage on any signal pin that exceeds the power supply voltages by more than 0.5V can induce destructive latchup.
Table 14. Recommended Operating Conditions
Symbol AVDD VDD DVDD, TVDD DVDDV RL Description
PLL Power Supply Voltage DAC Power Supply Voltage Digital Power supply voltage I/O Power supply voltage Output load to DAC outputs
Min
3.1 3.1 3.1 1.1
Typ
3.3 3.3 3.3 1.8 37.5
Max
3.6 3.6 3.6 3.6
Units
V V V
V
Table 15. Electrical Characteristics (Operating Conditions: TA = 0oC - 70oC, VDD = 3.3V 5%)
Symbol Description
Video D/A resolution Full scale output current Video level error
Min 10
Typ 10 33.9
Max 10 10
Units Bits mA % mA mA mA
IVDD IDVDDV IPD
3 DACs Enabled DVDDV (1.8V) current (15pF load) TOTAL
100 4 60
110
201-0000-056
Rev. 1.2,
9/18/2003
23
CHRONTEL
Table 16. DC Specifications
Symbol Description
SPD (serial port data) Output Low Voltage Serial Port (SPC, SPD) Input High Voltage Serial Port (SPC, SPD) Input Low Voltage Hysteresis of Inputs D[0-11] Input High Voltage D[0-11] Input Low Voltage GPIOx, RESET*, AS, HPDET Input High Voltage GPIOx, RESET*, AS, HPDET Input Low Voltage Pull Up Current (GPIO, RESET*, AS) Pull Down Current (HPDET) GPIOx, VSYNC, HSYNC Output High Voltage GPIOx, VSYNC, HSYNC Output Low Voltage DVDD=3.3V DVDD=3.3V VIN = 0V VIN = 3.3V IOH = -0.4mA IOL = 3.2mA
CH7301C
Test Condition
IOL = 2.0 mA 1.0
Min
Typ
0.4
Max
V V V V DVDD+0.5 Vref-0.25 VDD + 0.5 0.6 5.0 5.0 V V V V uA uA V 0.2 V
Unit
VSDOL VSPIH VSPIL VHYS VDATAIH VDATAIL VMISCIH VMISCIL IMISCPU IMISCPD VMISCOH VMISCOL Note:
VDD + 0.5 0.4
GND-0.5 0.25 Vref+0.25 GND-0.5 2.7 GND-0.5 0.5 0.5 DVDD-0.2
VDATA - refers to all digital data (D[11:0]), clock (XCLK, XCLK*), sync (H, V) and DE inputs. VMISC - refers to GPIOx, RESET*, AS and HPDET inputs and GPIOx, VSYNC and HSYNC outputs.
24
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
Table 17. AC Specifications
Symbol Description
Input (XCLK) frequency Pixel time period Input (XCLK) Duty Cycle XCLK clock jitter tolerance DVI Output Rise Time (20% - 80%) DVI Output Fall Time (20% - 80%) DVI Output intra-pair skew DVI Output inter-pair skew DVI Output Clock Jitter Setup Time: D[11:0], H, V and DE to XCLK, XCLK* Hold Time: D[11:0], H, V and DE to XCLK, XCLK* H and V (when configured as outputs) Output Rise Time (20% - 80%) H and V (when configured as outputs) Output Fall Time (20% - 80%) De-skew time increment fXCLK = 165MHz fXCLK = 165MHz fXCLK = 165MHz fXCLK = 165MHz fXCLK = 165MHz XCLK = XCLK* to D[11:0], H, V, DE = Vref D[11:0], H, V, DE = Vref to XCLK = XCLK* 15pF load VDDV = 3.3V 15pF load VDDV = 3.3V 50 0.50 0.50 1.50 75 75 TS + TH < 1.2ns
CH7301C
Test Condition
25
Min
Typ
Max
165 40 70
Unit
MHz ns % ns
fXCLK tPIXEL DCXCLK tXJIT tDVIR tDVIF tSKDIFF tSKCC tDVIJIT tS tH tR tF tSTEP
6.06 30 2
242 242 90 1.2 150
ps ps ps ns ps ns ns ns
1.50
ns
80
ps
201-0000-056
Rev. 1.2,
9/18/2003
25
CHRONTEL
5.1 Timing Information
5.1.1 Clock - Slave, Sync - Slave Mode
CH7301C
t1
XCLK
V IH V IL
XCLK*
V IH V IL tS tH P1a P1b P2a P2b t2
D[11:0]
V IH P0a V IL tS tH P0b
DE
V IH V IL tS
H
V IH 64 PIXELS V IL
V
V IH V IL t2 1 VGA Line t2
Figure 6: Timing for Clock - Slave, Sync - Slave Mode Table 18: Timing for Clock - Slave, Sync - Slave Mode
Symbol tS tH t1 t2 Parameter Setup Time: D[11:0], H, V and DE to XCLK, XCLK* Min Typ See Table 17 See Table 17 1 1 ns ns Max Unit
Hold Time: D[11:0], H, V and DE to XCLK, XCLK*
XCLK & XCLK* rise/fall time w/15pF load D[11:0], H, V & DE rise/fall time w/ 15pF load
26
201-0000-056
Rev. 1.2,
9/18/2003
CHRONTEL
6. REVISION HISTORY
Rev. #
1.0 1.1 1.2
CH7301C
Date
03/07/03 09/08/03 9/18/03
Section
All Table 2 Figure 1 56h 56h
Description
First official release of CH7301C datasheet, rev. 1.0 Edited Table 2 for DVI output resolutions Added 'Color space conversion and sync decode' block. Added register 56h, bit 0 for YCrCb to RGB color space conversion. Added bit 5 for DVI embedded sync polarity control
201-0000-056
Rev. 1.2,
9/18/2003
27
CHRONTEL
Disclaimer
This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights. Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.
ORDERING INFORMATION
Part number CH7301C-T Package type LQFP Number of pins 64 Voltage supply 3.3V
Chrontel
2210 O'Toole Avenue, Suite 100, San Jose, CA 95131-1326 Tel: (408) 383-9328 Fax: (408) 383-9338 www.chrontel.com E-mail: sales@chrontel.com
2002 Chrontel, Inc. All Rights Reserved. Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. Printed in the U.S.A.
28
201-0000-056
Rev. 1.2,
9/18/2003

▲Up To Search▲

Price & Availability of CH7301C

	To Download CH7301C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .