|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MC14469/D MC14469 Addressable Asynchronous Receiver/Transmitter CMOS The MC14469 receives one or two 11-bit words in a serial data stream. One of the incoming words contains the address and when the address matches, the MC14469 then transmits information in two 11-bit word data streams. Each of the transmitted words contains eight data bits, an even parity bit, and start and stop bits. The received word contains seven address bits with the address of the MC14469 set on seven pins. Therefore, 27 or 128 units can be interconnected in simplex or full-duplex data transmission. In addition to the address received, seven command bits may be received for general-purpose data or control use. The MC14469 finds application in transmitting data from remote analog-to- digital converters, remote MPUs, or remote digital transducers to the master computer or MPU. * * * * * * * * Supply Voltage Range: 4.5 V to 18 V Low Quiescent Current: 75 A Maximum @ 5 V, 25C Guaranteed Data Rates to 4800 Baud @ 5 V, to 9600 Baud @ 12 V Receive -- Serial to Parallel Transmit -- Parallel to Parallel Transmit and Receive Simultaneously in Full Duplex Crystal or Resonator Operation for On-Chip Oscillator See Application Note AN806A Chip Complexity: 1200 FETs or 300 Equivalent Gates PIN ASSIGNMENTS P SUFFIX OSC1 OSC2 RESET A0 A1 A2 A3 A4 A5 A6 ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7 RI VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 VDD C0 C1 C2 C3 C4 C5 C6 CS VAP SEND S0 S1 S2 S3 S4 S5 S6 S7 TRO 40 1 P SUFFIX PLASTIC DIP CASE 711 44 1 FN SUFFIX PLCC PACKAGE CASE 777 ORDERING INFORMATION MC14469P MC14469FN Plastic DIP PLCC Package FN SUFFIX RESET OSC2 OSC1 NC VDD C0 C1 C2 A2 A3 A4 A5 A6 NC ID0 ID1 ID2 ID3 ID4 6 5 4 3 2 1 44 43 42 41 40 7 39 8 38 9 37 10 36 11 35 12 34 13 33 14 32 15 31 16 30 17 29 18 19 20 21 22 23 24 25 26 27 28 NC TRO ID5 ID6 ID7 RI VSS S7 S6 S5 S4 C3 A1 A0 C4 C5 C6 CS VAP NC SEND S0 S1 S2 S3 NC = NO CONNECTION (c) Motorola, Inc. 1995 MOTOROLA MC14469 1 BLOCK DIAGRAM RECEIVE (A0 - A6) ADDRESS 7 (C0 - C6) COMMAND DATA 7 ADDRESS CONTROL AND DATA COMPARATOR COMMAND LATCHES STROBE COMPARE RECEIVE DATA (RI) CLOCK STATIC SHIFT REGISTER 7 RVAL CLOCK COMMAND STROBE (CS) RECEIVE DATA STROBE ENABLE SEND ENABLE LATCH (SEL) VALID ADDRESS PULSE (VAP) RECEIVE DATA STROBE TIMING AND CONTROL AND PARITY CHECK TRANSMIT (ID0 - ID7) INPUT DATA (S0 - S7) STATUS 8 8 STATUS LATCHES 8 CLOCK STATIC SHIFT REGISTER 2 SEND SEND ENABLE DATA RATE CLOCK LOAD SELECT 4 OUTPUT LOGIC TRANSMIT DATA (TRO) STATUS STROBE CONTROL AND PARITY GENERATOR RVAL STATUS STROBE CLOCKS OSC1 OSC2 CLOCK OSCILLATOR CLOCK GENERATOR DATA RATE CLOCK RECEIVE DATA STROBE RECEIVE DATA STROBE ENABLE MC14469 2 MOTOROLA MAXIMUM RATINGS (Voltages referenced to VSS) Rating DC Supply Voltage Input Voltage, All Inputs DC Current Drain per Pin Operating Temperature Range Storage Temperature Range Symbol VDD Vin I TA Tstg Value - 0.5 to + 18 - 0.5 to VDD + 0.5 10 - 40 to + 85 - 65 to + 150 Unit V V mA C C This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS (Vin or Vout) VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). ELECTRICAL CHARACTERISTICS (Voltages referenced to VSS) - 40C Characteristic Output Voltage Vin = VDD or 0 "0" Level Symbol VOL 5.0 10 15 VOH 5.0 10 15 5.0 10 15 VIH 5.0 10 15 5.0 5.0 10 15 IOL 5.0 10 15 5.0 5.0 10 15 IOL 5.0 10 15 4.5 12 15 15 -- 5.0 10 15 -- -- -- -- 4.95 9.95 14.95 -- -- -- 3.5 7.0 11 - 1.0 - 0.2 - 0.5 - 1.4 0.52 1.3 3.6 - 0.19 - 0.04 - 0.09 - 0.29 0.1 0.17 0.5 0 0 -- 12 -- -- -- -- + 4.5 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 400 800 0.3 120 -- 75 150 300 + 18 -- -- -- 4.95 9.95 14.95 -- -- -- 3.5 7.0 11 - 0.8 - 0.16 - 0.4 - 1.2 0.44 1.1 3.0 - 0.16 - 0.035 - 0.08 - 0.27 0.085 0.14 0.42 0 0 -- 10 -- -- -- -- + 4.5 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 365 730 0.3 100 7.5 75 150 300 + 18 -- -- -- 4.95 9.95 14.95 -- -- -- 3.5 7.0 11 - 0.6 - 0.12 - 0.3 - 1.0 0.36 0.9 2.4 - 0.13 - 0.03 - 0.06 - 0.2 0.07 0.1 0.3 0 0 -- 8.0 -- -- -- -- + 4.5 0.05 0.05 0.05 -- -- -- 1.5 3.0 4.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 310 620 1.0 85 -- 565 1125 2250 + 18 mA mA V V VDD Min Max Min 25C Max Min 85C Max Unit V Vin = 0 or VDD "1" Level Input Voltage (Except OSC1) VO = 4.5 or 0.5 V VO = 9.0 or 1.0 V VO = 13.5 or 1.5 V VO = 0.5 or 4.5 V VO = 1.0 or 9.0 V VO = 1.5 or 13.5 V Output Drive Current (Except OSC2) VOH = 2.5 V VOH = 4.6 V VOH = 9.5 V VOH = 13.5 V VOL = 0.4 V VOL = 0.5 V VOL = 1.5 V Output Drive Current (OSC2 Only) VOH = 2.5 V VOH = 4.6 V VOH = 9.5 V VOH = 13.5 V VOL = 0.4 V VOL = 0.5 V VOL = 1.5 V OSC Frequency* Input Current Pull-Up Current (A0 - A6, ID0 - ID7) Input Capacitance (Vin = 0) Quiescent Current (Per Package) VIL "0" Level V "1" Level IOH Source mA Sink IOH Source mA Sink fOSC Iin IUP Cin IDD kHz A A pF A Supply Voltage VDD V * 310 kHz at 85C guarantees 4800 baud; 620 kHz at 85C guarantees 9600 baud. MOTOROLA MC14469 3 RECEIVE DATA (RI) ADDRESS ST MC14469 PIN DESIGNATION MC6850 PIN DESIGNATION P SP ST COMMAND P SP A0 A1 A2 A3 A4 A5 A6 D0 D1 D2 D3 D4 D5 D6 ADDRESS IDENTIFIER (HIGH LOGIC LEVEL) C0 C1 C2 C3 C4 C5 C6 D0 D1 D2 D3 D4 D5 D6 COMMAND IDENTIFIER (LOW LOGIC LEVEL) TRANSMIT DATA (TRO) INPUT DATA ST MC14469 PIN DESIGNATION MC6850 PIN DESIGNATION ST = START BIT P = PARITY BIT SP = STOP BIT ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7 D0 D1 D2 D3 D4 D5 D6 D7 A0 to A6 = ADDRESS BITS C0 to C6 = COMMAND BITS D0 to D7 = ACIA BUS BITS P SP ST S0 S1 S2 S3 S4 S5 S6 S7 D0 D1 D2 D3 D4 D5 D6 D7 ID0 to ID7 = MC14469 IDENTIFICATION CODE S0 to S7 = MC14469 STATUS CODE STATUS P SP Figure 1. Data Format and Corresponding Data Position and Pins for MC14469 and MC6850 M S COMMAND BS PS0 1 2 3 4 5 6 S01234567 P TXXXXXXX TXXXXXXX ADDRESS M S B 7 P S P RECEIVER INPUT (RI) VALID ADDRESS PULSE (VAP) INTERNAL VALID ADDRESS LATCH (VAL) INTERNAL SEND ENABLE LATCH (SEL) COMMAND STROBE OUTPUT (CS) SEND INPUT (SEND) TRANSMIT OUT (TRO) M S S B SXXXXXXXX P PSXXXXXXX T01234567 ID M S S B XPP T01234567 STATUS Figure 2. Typical Receive/Send Cycle MC14469 4 MOTOROLA PIN DESCRIPTIONS A0 - A6 Address Inputs These inputs are the address setting pins which contain the address match for the received signal. Pins A0 - A6 have on-chip pull-up resistors. C0 - C6 Command Word These pins are the readout of the general-purpose command word which is the second word of the received signal. CS Command Strobe This is the output for the command strobe signifying a valid set of command data (C0 - C6). The pulse width is one oscillator cycle. For example, when a 307.2 kHz ceramic resonator is used, the pulse width is approximately 3 s. ID0 - ID7 Input Data Pins These pins contain the input data for the first eight bits of data to be transmitted. Pins ID0 - ID7 have on-chip pull-up resistors. OSC1, OSC2 Oscillator Input and Oscillator Output These pins are the oscillator input and output (see Figure 3). RESET Reset When this pin is pulled low for a minimum of 700 ns, the circuit is reset and ready for operation. RI Receive Input This is the receive input pin. S0 - S7 Second or Status Input Data These pins contain the input data for the second eight bits of data to be transmitted. SEND Send This pin accepts the send command after receipt of an address. TRO Transmit Register Output Signal This pin transmits the outgoing signal. Note that it is inverted from the incoming signal. It must go through one stage of inversion if it is to drive another MC14469. VAP Valid Address Pulse This is the output for the valid address pulse upon receipt of a matched incoming address. VDD Positive Power Supply This pin is the package positive power supply connection. This pin may range from + 4.5 V to + 18 V with respect to VSS. VSS Negative Power Supply This pin is the negative power supply connection. Normally this pin is system ground. OPERATING CHARACTERISTICS The receipt of a start bit on the receive input (RI) line causes the receive clock to start at a frequency equal to that of the oscillator divided by 64. All received data is strobed in at the center of a receive clock period. The start bit is followed by eight data bits. Seven of the bits are compared against states of the address of the particular circuit (A0 - A6). Address is latched 31 clock cycles after the end of the start bit of the incoming address. The eighth bit signifies an address word "1" or a command word "0". Next, a parity bit is received and checked by the internal logic for even parity. Finally a stop bit is received. At the completion of the cycle if the address matches, a valid address pulse (VAP) occurs. Immediately following the address word, a command word is received. It also contains a start bit, eight data bits, even parity bit, and a stop bit. The eight data bits are composed of a seven-bit command, and a "0" which indicates a command word. At the end of the command word a command strobe pulse (CS) occurs. A positive transition on the send input initiates the transmit sequence. Send must occur within seven bit times of CS. Again the transmitted data is made up of two eleven-bit words, i.e., address and command words. The data portion of the first word is made up from input data inputs (ID0 - ID7), and the data for the second word from second input data (S0 - S7) inputs. The data on inputs ID0 - ID7 is latched one clock before the falling edge of the start bit. The data on inputs S0 - S7 is latched on the rising edge of the start bit. The transmitted signal is the inversion of the received signal, which allows the use of an inverting amplifier to drive the lines. TRO begins either 1/2 or 1-1/2 bit times after send, depending where send occurs. The oscillator can be crystal controlled or ceramic resonator controlled for required accuracy. OSC1 can be driven from an external oscillator (see Figure 3). MOTOROLA MC14469 5 MC14469 INTERNAL OSCILLATOR VDATA OSC1 15 M OSC2 1.0 k DATA LINE X1 C1 C2 GROUND LINE NOTE: For externally generated clock, drive OSC1, float OSC2. X1 = Ceramic Resonator: 307.2 kHz 1 kHz for 4800 baud rate. C1 and C2 are sized per the ceramic resonator supplier's recommendation. 1.0 F Ceramic Resonator Suppliers:* 1. Morgan Matroc, Inc., Bedford, OH, 216/232-8600 2. Radio Materials Co., Attica, IN, 317/762-2491 * Motorola cannot recommend one supplier over another and in no way suggests that this is a complete listing of ceramic resonator suppliers. RI TRO VDD MC14469 VSS Figure 3. Oscillator Circuit Figure 4. Rectified Power from Data Lines Circuit C0 C1 C2 CS SEND MC14469 S0 S1 S2 S3 S4 S5 S6 S7 8-CHANNEL A/D CONVERTER ASSEMBLY DIGITAL OUTPUTS SELECT CHANNEL, START CONVERSION END CONVERSION ANALOG INPUTS CHANNEL SELECT Figure 5. A-D Converter Interface MC14469 6 MOTOROLA V+ 1k 10 k TRO 10 k 10 k 10 k RI TRO VSS MC6850 ACIA OR UART RI VDD ID7 S7 TRO VSS RI VDD ID7 S7 TRO VSS RI VDD ID7 S7 TRO VSS MASTER STATION MC14469 0 A0,ID0 A1,ID1 A2,ID2 A3,ID3 A4,ID4 CS A5,ID5 SEND A6,ID6 ADDRESS 0000000 REMOTE MC14469 STATIONS MC14469 1 ADDRESS 1111111 CS SEND MC14469 127 ADDRESS 0000001 A1,ID1 A2,ID2 A3,ID3 A4,ID4 A5,ID5 A6,ID6 CS SEND NOTE: For simplex operation the ID7 must be tied high, S7 must be tied low, and the 7-bit ID must be the same as the 7-bit address (or set to some unused address) to prevent erroneous responses. Figure 6. Single Line, Simplex Data Transmission V+ VDD 1k 1k 10 k TRO 10 k 10 k 10 k RI TRO VSS MC6850 ACIA OR UART ADDRESS 0000000 RI VDD TRO VSS ADDRESS 0000001 RI VDD TRO VSS ADDRESS 1111111 RI VDD TRO VSS A0 A1 A2 A3 A4 A5 A6 MC14469 0 MC14469 1 A1 A2 A3 A4 A5 A6 MC14469 127 VAP SEND VAP SEND VAP SEND MASTER STATION REMOTE MC14469 STATIONS Figure 7. Double Line, Full Duplex Data Transmission MOTOROLA MC14469 7 RESET CLEAR COMMAND LATCH RESET SEL RESET RESET VAL INITIALIZE RECEIVER INITIALIZE TRANSMITTER Y MSB = 1? N N SEND =1? Y Y VAL SET? N VAL SET? N Y N N SEL SET? Y RESET VAL AND SEL Y SEL SET? N COMMAND VALID? Y LATCH COMMAND N ADDRESS VALID? Y SET VAL N ISSUE CS PREVIOUS TRANSMISSION COMPLETE? Y LATCH STATUS ISSUE VAP TRANSMIT ID SET SEL TRANSMIT STATUS N 8 BIT TIMES? Y RESET SEL Figure 8. Flow Chart of MC14469 Operation MC14469 8 MOTOROLA PACKAGE DIMENSIONS P SUFFIX PLASTIC DIP CASE 711-03 NOTES: 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 51.69 52.45 13.72 14.22 3.94 5.08 0.36 0.56 1.02 1.52 2.54 BSC 1.65 2.16 0.20 0.38 2.92 3.43 15.24 BSC 0_ 15_ 0.51 1.02 INCHES MIN MAX 2.035 2.065 0.540 0.560 0.155 0.200 0.014 0.022 0.040 0.060 0.100 BSC 0.065 0.085 0.008 0.015 0.115 0.135 0.600 BSC 0_ 15_ 0.020 0.040 40 21 B 1 20 A N L C J H G F D K SEATING PLANE M MOTOROLA MC14469 9 FN SUFFIX PLCC PACKAGE CASE 777-02 D B 0.007(0.180) M T U L-M S N S S -N- Y BRK 0.007(0.180) M T L-M N S Z -L- -M- V 44 1 W D X VIEW D-D G1 0.010 (0.25) S T L-M S N S A R Z 0.007(0.180) M T 0.007(0.180) M T L-M L-M S S N N S S H 0.007(0.180) M T L-M S N S J C G G1 0.010 (0.25) S E 0.004 (0.10) -T- SEATING PLANE K1 K F 0.007(0.180) M T VIEW S L-M S T L-M S N S VIEW S N S NOTES: 1. DATUMS -L-, -M-, AND -N- ARE DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.25) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH. 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635). DIM A B C E F G H J K R U V W X Y Z G1 K1 INCHES MIN MAX 0.685 0.695 0.685 0.695 0.165 0.180 0.090 0.110 0.013 0.019 0.050 BSC 0.026 0.032 0.020 --- 0.025 --- 0.650 0.656 0.650 0.656 0.042 0.048 0.042 0.048 0.042 0.056 --- 0.020 2_ 10 _ 0.610 0.630 0.040 --- MILLIMETERS MIN MAX 17.40 17.65 17.40 17.65 4.20 4.57 2.29 2.79 0.33 0.48 1.27 BSC 0.66 0.81 0.51 --- 0.64 --- 16.51 16.66 16.51 16.66 1.07 1.21 1.07 1.21 1.07 1.42 --- 0.50 2_ 10_ 15.50 16.00 1.02 --- MC14469 10 MOTOROLA This page intentionally left blank. MOTOROLA MC14469 11 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 MC14469 12 *MC14469/D* MC14469/D MOTOROLA |
Price & Availability of MC14469 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |