![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
(R) TDA7466 DIGITALLY CONTROLLED AUDIO PROCESSOR WITH SRS SURROUND SOUND AND VOICE CANCELLER The Device incorporates the SRS WOW(R) Technology under licence from SRS Labs, Inc. 1 STEREO INPUT INPUT ATTENUATION CONTROL IN 0.5dB STEP TREBLE MIDDLE AND BASS CONTROL VOICE CANCELLER IS AVAILABLE STEREO SRS SURROUND SOUND WITH CENTER & SPACE CONTROL IS AVAILABLE THREE STANDARD SURROUND MODES ARE AVAILABLE: - MUSIC IN 4 DIFFERENT SELECTABLE RESPONSES - MOVIE AND SIMULATED IN 256 DIFFERENT SELECTABLE RESPONSES 2 SPEAKERS OUTPUTS - INDEPENDENT ATTENUATORS IN 1dB STEP FOR BALANCE FACILITY - ZERO CROSSING ATTENUATION AVAILABLE - AVAILABILITY OF LOUDSPEAKERS EQUALIZATION FIXED BY EXTERNAL COMPONENTS - INDEPENDENT MUTE FUNCTION 2 RECORD OUTPUTS - INDEPENDENT ATTENUATORS IN 1dB STEP FOR BALANCE FACILITY - MUX AVAILABLE FOR PROCESSES SIGNAL SELECTION - INDEPENDENT MUTE FUNCTION ALL FUNCTIONS PROGRAMMABLE VIA SERIAL BUS SDIP42 ORDERING NUMBER: TDA7466 PIN CONNECTION DESCRIPTION The TDA7466 is a volume tone (bass middle and treble) balance (Left/Right) processors with stereo SRS and voice canceller for quality audio applications in car radio, Hi-Fi, TV systems. It reproduces SRS (Sound Retrieval System) sound by external components and surround sound by using phase shifters and a signal matrix. The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers according to the SRS laboratories specification. Control of all the functions is acSeptember 2003 VS PS4 PS3 PS2 PS1 LP LP1 HP1 HP2 VAR_L BASSO_L VAR_R BASSO_R BASS_LO BASS_LI BASS_RO BASS_RI MIDDLE_LO MIDDLE_LI MIDDLE_RO MIDDLE_RI 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 D96AU445A 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 CREF NBRO NBRIN LPVC R_IN VREFOUT L_IN NBLIN NBLO NETW2 NETW1 RECOUT_L RECOUT_R L_OUT R_OUT DIG_GND SCL SDA AGND TREBLE_L TREBLE_R complished by serial bus. Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained. 1/21 MIDDLE-LI MIDDLE-LO SIM 3BAND + MIXING AMP TREBLE MIDDLE BASS MUTE OFF REAR + FIX + L-R I2C BUS DECODER + LATCHES MOVIE/ MUSIC + + TREBLE MIDDLE BASS SURR LPF 9KHz FIX EFFECT CONTROL MIXING AMP FIX + 3BAND FIX REAR SURR REC ATT MUTE 30K CENTER 33 22 TREBLE-R NETW2 SPACE 21 RM 20 17 RB 16 BASS-RO 79dB CONTROL BASSO-R 13 12 VAR-R 40 NBRIN 41 NBRO D96AU446B - SRS VAR 0.22F + VREF 100K 37 6 LP 1K 1.2nF 130K 5.6nF 4.42K 1.5K 32.4K 47.5K 4.7nF 0.47F NETW1 32 STEREO SRS 38 LPF + VOICE ON R-IN 50K 100K 31.5dB control SUPPLY 39 1 24 42 AGND CREF LPVC VS BASS-RI VREFOUT MIDDLE-RI 18nF 2.7K 22nF MIDDLE-RO 100nF 22F 2.2F 100nF 5.6K 100nF NB-RA 0.47F 3.74K + SURR VAR - 2/21 NB1 100nF 2.2F NB2 VAR-L NBLIN 34 NBLO 10 35 NB-LA NB-LB 100nF 4.7nF 22nF 22nF 5.6nF 2.7K 18nF 5.6K 22nF 100nF PS1 5 MIX SW RPS1 FIX 30K + 31 79dB CONTROL SURR REC ATT 79dB CONTROL SPKR ATT MUTE RPS2 RPS3 RPS4 RM RB 4 3 2 23 19 18 15 14 11 PS2 PS3 PS4 TREBLE-L BASS-LI BASS-LO BASSO-L PS1 90Hz MUSIC MOVIE/ SIM SRS FIX PS2 4KHz PS3 400Hz PS4 400Hz RECOUT-L 29 L-OUT 26 25 27 SCL SDA DIG_GND 79dB CONTROL SPKR ATT MUTE 30 28 R-OUT RECOUT-R NB3 NB-RB NB4 TDA7466 BLOCK DIAGRAM 5.6nF 680nF LP1 HP1 HP2 0.22F 7 31.5dB control 8 9 36 L-IN 50K RLP1 RHP1 R5 R6 TDA7466 THERMAL DATA Symbol Rth j-pins Thermal Resistance Junction-pins Description Max. Value 85 Unit C/W ABSOLUTE MAXIMUM RATINGS Symbol VS Tamb Tstg Operating Supply Voltage Operating Ambient Temperature Storage Temperature Range Parameter Value 11 -10 to 85 -55 to +150 Unit V C C QUICK REFERENCE DATA Symbol VS VCL THD S/N SC Supply Voltage Max. input signal handling Total Harmonic Distortion V = 1Vrms f = 1KHz Signal to Noise Ratio V out = 1Vrms (mode = OFF) Channel Separation f = 1KHz Input Attenuation Control (0.5dB) Treble Control (2db step) Middle Control (2db step) Bass Control (2dB step) Balance Control 1dB step (LCH, RCH) Mute Attenuation Parameter Min. 7 2 0.01 106 90 -31.5 -14 -14 -14 -79 100 0 +14 +14 +14 0 0.1 Typ. 9 Max. 10.2 Unit V Vrms % dB dB dB dB dB dB dB dB ELECTRICAL CHARACTERISTICS (refer to the test circuit Tamb = 25C, VS = 9V, RL = 10K, Vin = 1Vrms; RG = 600, all controls flat (G = 0dB), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified) Symbol Parameter Test Condition Min. Typ. Max. Unit SUPPLY VS IS SVR Supply Voltage Supply Current Ripple Rejection LCH / RCH out, Mode = OFF 7 60 9 25 80 10.2 V mA dB INPUT STAGE RIN VCL ARANGE AVMIN AVMAX ASTEP VDC AVO1 AVO2 Input Resistance Clipping Level Attenuation Range Min. Attenuation Max. Attenuation Step Resolution DC Steps Voice Canceller Output 1 Voice Canceller Output 2 Adjacent att. step LIN = RIN, RIN = ON, Vmix = 0V FIX, 0dB attenuation LIN = RIN = 0V Vmix = 1Vrms FIX, 0dB attenuation THD = 0.3% 37.5 2 -1 31 -1 -3 5 -1 50 2.5 31.5 0 31.5 0.5 0 6 0 62.5 K Vrms dB dB dB dB mV dB dB 1 32 1 3 7 1 3/21 TDA7466 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Test Condition Min. Typ. Max. Unit SUPPLY AVO3 RLPV Voice Canceller Output 3 Low Pass Filter Resistance LIN = -RIN, Vmix = 0V FIX, 0dB attenuation 5 24 6 32 7 40 dB K BASS CONTROL Gb BSTEP RB Control Range Step Resolution Internal Feedback Resistance Max. Boost/cut +12.0 1 33 +14.0 2 44 +16.0 3 55 dB dB K MIDDLE CONTROL Gm MSTEP RM Control Range Step Resolution Internal Feedback Resistance Max. Boost/cut +12.0 1 18.75 +14.0 2 25 +16.0 3 31.25 dB dB K TREBLE CONTROL Gt TSTEP Control Range Step Resolution Max. Boost/cut +13.0 1 +14.0 2 +15.0 3 dB dB STANDARD SURROUND SOUND MATRIX TEST CONDITION (Phase Resistor Selection D0=0, D1=1, D2=0. D3=1, D4=0, D5=1, D6=0, D7=1 Symbol GOFF Parameter In-phase Gain (OFF) Test Condition Mode OFF, Input signal of 1kHz, 1.4 Vp-p, Rin Rout Lin Lout Mode OFF, Input signal of 1kHz, 1.4 Vp-p Rin Rout, Lin Lout Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p Rin Rout, Lin Lout Movie mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout) - (Lin Lout) Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout), (Lin Lout) Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p (Rin Rout) - (Lin Lout) Simulated Mode, Effect Ctrl = -6dB Input signal of 250Hz, 1.4 Vp-p, Rin and Lin Lout Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p, Rin and Lin Lout Simulated Mode, Effect Ctrl = 6dB Input signal of 3.6kHz, 1.4 Vp-p, Rin and Lin Lout Min. -1 Typ. 0 Max. 1 Unit dB DGOFF LR In-phase Gain Difference (OFF) In-phase Gain (Movie) -1 0 1 dB GMOV 8 dB DGMOV LR In-phase Gain Difference (Movie) In-phase Gain (Music) 0 dB GMUS 7 dB DGMUS LR In-phase Gain Difference (Music) Simulated L Output 1 0 dB LMON1 4.5 dB LMON2 Simulated L Output 2 - 4.0 dB LMON3 Simulated L Output 3 7.0 dB 4/21 TDA7466 ELECTRICAL CHARACTERISTICS (continued) Symbol RMON1 Parameter Simulated R Output 1 Test Condition Simulated Mode, Effect Ctrl = -6dB Input signal of 250Hz, 1.4 Vp-p, Rin and Lin Rout Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 Vp-p, Rin and Lin Rout Simulated Mode, Effect Ctrl = -6dB Input signal of 3.6kHz, 1.4 Vp-p, Rin and Lin Rout Min. Typ. - 4.5 Max. Unit dB RMON2 Simulated R Output 2 3.8 dB RMON3 Simulated R Output 3 - 20 dB RLP1 RHPI RLPF CRANGE SSTEP Low Pass Filter Resistance High Pass Filter Resistance LP Pin Impedance 7.5 45 7.5 10 60 10 12.5 75 12.5 K K K STANDARD SURROUND SOUND EFFECT CONTROL Control Range Step Resolution - 21 1 -6 dB dB SURROUND SOUND MATRIX PHASE RPS10 RPS11 RPS12 RPS13 RPS20 RPS21 RPS22 RPS23 RPS30 RPS31 RPS32 RPS33 RPS40 RPS41 RPS42 RPS43 Phase Shifter 1: D1 = 0, D0 = 0 Phase Shifter 1: D1 = 0, D0 = 1 Phase Shifter 1: D1 = 1, D0 = 0 Phase Shifter 1: D1 = 1, D0 = 1 Phase Shifter 2: D3 = 0, D2 = 0 Phase Shifter 2: D3 = 0, D2 = 1 Phase Shifter 2: D3 = 1, D2 = 0 Phase Shifter 2: D3 = 1, D2 = 1 Phase Shifter 3: D5 = 0, D4 = 0 Phase Shifter 3: D5 = 0, D4 = 1 Phase Shifter 3: D5 = 1, D4 = 0 Phase Shifter 3: D5 = 1, D4 = 1 Phase Shifter 4: D7 = 0, D6 = 0 Phase Shifter 4: D7 = 0, D6 = 1 Phase Shifter 4: D7 = 1, D6 = 0 Phase Shifter 4: D7 = 1, D6 = 1 8.8 10.6 13.4 28 4.2 5.1 6.3 13.7 9 10.9 13.6 29.3 9 10.9 13.6 29.3 11.8 14.1 17.9 37.3 5.6 6.8 8.4 18.3 12.1 14.5 18.1 39.1 12.1 14.5 18.1 39.1 14.8 17.6 22.4 46.6 7 8.5 10.5 22.9 15.1 18.1 22.6 48.9 15.1 18.1 22.6 48.9 K K K K K K K K K K K K K K K K SRS SURROUND SOUND MATRIX CENTER StepC SPACE StepS PERSP1 SRS Control Range Center Step Resolution SRS Space Control Range Space Step Resolution Perspective 1 Input Signal of 125Hz SPACE = 0dB, CENTER = MUTE Rin = GND; Lin ROUT Input Signal of 2.15KHz SPACE = 0dB, CENTER = MUTE Rin = GND; Lin ROUT SPACE = MUTE, CENTER =0dB Rin = GND; Lin ROUT -31 1 -31 1 12 0 0 dB dB dB dB dB PERSP2 Perspective 2 0 dB L+R L+ R SRS Curve -8.5 dB 5/21 TDA7466 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Test Condition Min. Typ. Max. Unit SPEAKER & RECORD ATTENUATORS Crange SSTEP EA VDC AMUTE RVAR Control Range Step Resolution Attenuation set error DC Steps Output Mute Condition Input Impedance Av = 0 to -20dB Av = -20 to -79dB Adjacent att. steps 0.5 -1.5 -3 -3 70 22.5 79 1 0 0 0 100 30 37.5 1.5 1.5 2 3 dB dB dB dB mV dB K SPEAKER ATTENUATORS VTH Zero CrossingThreshold D7 = 0 VS + 20 2 mV AUDIO OUTPUTS NO(OFF) NO(MOV) NO(MUS) NO(SIM) NO(SRS) d SC VOCL ROUT VOUT Output Noise (OFF) Output Noise (Movie) Standard Surround Sound Output Noise (Music) Standard Surround Sound Output Noise (Simulated) Standard Surround Sound Output Noise (SRS) Surround Sound Distorsion Channel Separation Clipping Level Output Resistance DC Voltage Level d = 0.3% Output Mute, Flat BW = 20Hz to 20KHz Mode =Movie , BW = 20Hz to 20KHz Mode = Music , BW = 20Hz to 20KHz, Mode = Simulated, BW = 20Hz to 20KHz BW = 20Hz to 20KHz Av = 0 ; Vin = 1Vrms 70 2 10 4 5 30 30 30 50 0.01 90 2.5 30 3.8 50 0.1 Vrms Vrms Vrms Vrms Vrms Vrms % dB Vrms V BUS INPUTS VIL VIH IIN VO Input Low Voltage Input High Voltage Input Current Output Voltage SDA Acknowledge IO = 1.6mA 1 3 -5 +5 0.4 V V A V 6/21 TDA7466 I2C BUS INTERFACE Data transmission from microprocessor to the TDA7466 and viceversa takes place through the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acFigure 3: Data Validity on the I2CBUS knowledge bit. The MSB is transferred first. Acknowledge The master (P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse. The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. Transmission without Acknowledge Avoiding to detect the acknowledge of the audioprocessor, the P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking. Figure 4: Timing Diagram of I2CBUS Figure 5: Acknowledge on the I2CBUS 7/21 TDA7466 SOFTWARE SPECIFICATION Interface Protocol The interface protocol comprises: A start condition (S) A chip address byte, containing the TDA7466 address A subaddress bytes A sequence of data (N byte + achnowledge) A stop condition (P) CHIP ADDRESS MSB S 1 0 0 0 0 0 A LSB 0 ACK MSB B SUBADDRESS LSB DATA ACK MSB DATA 1 to DATA n LSB DATA ACK P D95AU226A ACK = Achnowledge S = Start P = Stop A = Address B = Auto Increment EXAMPLES No Incremental Bus The TDA7466 receives a start condition, the cor- rect chip address, a subaddress with the MSB = 0 (no incremental bus), N-data (all these data concern the subaddress selected), a stop condition. CHIP ADDRESS MSB S 1 0 0 0 0 0 A LSB 0 ACK MSB 0 X SUBADDRESS LSB X X D3 D2 D1 D0 ACK MSB DATA LSB DATA ACK P D95AU306 Incremental Bus The TDA7466 receives a start condition, the correct chip address, a subaddress with the MSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas SUBADDRESS from "1XXX1010" to "1XXX1111" of DATA are ignored. The DATA 1 concerns thesubaddress sent, and the DATA 2 concerns the subaddress sent plus one in the loop etc. and, at the end, it receives the stop condition. CHIP ADDRESS MSB S 1 0 0 0 0 0 A LSB 0 ACK MSB 1 X SUBADDRESS LSB X X D3 D2 D1 D0 ACK MSB DATA 1 to DATA n LSB DATA ACK P D95AU307 8/21 TDA7466 DATA BYTES (Address = 80(HEX)): FUNCTION SELECTION: The first byte (subaddress) MSB D7 B B B B B B B B B B B B D6 X X X X X X X X X X X X D5 X X X X X X X X X X X X D4 X X X X X X X X X X X X D3 0 0 0 0 0 0 0 0 1 1 1 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 0 1 0 1 SUBADDRESS INPUT ATTENUATION SURROUND & OUT & EFFECT CONTROL PHASE RESISTOR BASS & NATURAL BASE MIDDLE & TREBLE SPEAKER ATTENUATION "L" SPEAKER ATTENUATION "R" RECORD ATTENUATION "L" RECORD ATTENUATION"R" INPUT MULTIPLEXER, VOICE CANCELLER & REC OUT SRS / SPACE ATTENUATION SRS / CENTER ATTENUATION B = 1 INCREMENTAL BUS; ACTIVE B = 0 NO INCREMENTAL BUS; X = DONT'CARE INPUT ATTENUATION SELECTION MSB D7 D6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 INPUT ATTENUATION 0.5 dB STEPS 0 -0.5 -1 -1.5 -2 -2.5 -3 -3.5 4 dB STEPS 0 -4 -8 -12 -16 -20 -24 -28 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 INPUT ATTENUATION = 0 -31.5dB 9/21 TDA7466 STANDARD SURROUND SELECTION MSB D7 D6 D5 D4 D3 D2 D1 0 0 1 1 LSB D0 0 1 0 1 SURROUND MODE SIMULATED MUSIC OFF MOVIE OUT VAR FIX EFFECT CONTROL -6 -7 -8 -9 -10 -11 -12 -13 -14 -15 -16 -17 -18 -19 -20 -21 SURROUND PHASE RESISTOR PHASE SHIFT 1 (K) 12 14 18 37 PHASE SHIFT 2 (K) 6 7 8 18 PHASE SHIFT 3 (K) 12 14 18 39 PHASE SHIFT 4 (K) 12 14 18 39 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 PHASE RESISTOR SELECTION MSB D7 D6 D5 D4 D3 D2 D1 0 0 1 1 LSB D0 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 10/21 TDA7466 BASS SELECTION MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 LSB D0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 BASS 2 dB STEPS -14 -12 -10 -8 -6 -4 -2 0 0 2 4 6 8 10 12 14 NATURAL BASE NBRIN, NBRO, NBLIN, NBLO PIN ACTIVE NO NBRIN, NBRO, NBLIN, NBLO PIN 0 1 When external components aren't connected, the data from NATURAL BASE must put "OFF" 11/21 TDA7466 MIDDLE & TREBLE SELECTION MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 LSB D0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 MIDDLE 2 dB STEPS -14 -12 -10 -8 -6 -4 -2 0 0 2 4 6 8 10 12 14 TREBLE 2 dB STEPS 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 -14 -12 -10 -8 -6 -4 -2 0 0 2 4 6 8 10 12 14 12/21 TDA7466 LEFT CHANNEL SPEAKER ATTENUATION SELECTION MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 SPEAKER/RECORD ATT 1 dB STEPS 0 -1 -2 -3 -4 -5 -6 -7 8 dB STEPS 0 -8 -16 -24 -32 -40 -48 -56 -64 -72 MUTE 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 X 0 1 0 1 0 1 0 1 0 1 X X LEFT & RIGHT CHANNELS BOTH MSB D7 0 1 D6 D5 D4 D3 D2 D1 LSB D0 ZERO CROSS ATT. MODE 1 dB STEPS ON OFF X = DON'TCARE SPEAKER/RECORD ATTENUATION = 0dB -79dB 13/21 TDA7466 RECORD AND RIGHT CHANNEL SPEAKER ATTENUATION SELECTION MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 SPEAKER/RECORD ATT 1 dB STEPS 0 -1 -2 -3 -4 -5 -6 -7 8 dB STEPS 0 -8 -16 -24 -32 -40 -48 -56 -64 -72 MUTE 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 X 0 1 0 1 0 1 0 1 0 1 X X X = DON'T CARE SPEAKER/RECORD ATTENUATION = 0dB -79dB VOICE CANCELLER/INPUT/RECOUT L & R SELECTION MSB D7 1 1 1 1 1 1 1 1 1 1 0 0 1 1 0 1 0 1 D6 D5 D4 D3 D2 1 1 1 1 1 1 1 1 1 1 D1 1 1 1 1 1 1 1 1 1 1 LSB D0 0 1 VOICE CANCELLER OFF ON REC OUT "L" VAR 1 (3BAND) VAR 2 (SURR) VAR 3 (REAR) FIX REC OUT "R" VAR 1(3BAND) VAR 2 (SURR) VAR 3 (REAR) FIX 0 0 1 1 0 1 0 1 14/21 TDA7466 SRS SPACE CONTROL: ATTENUATION SELECTION MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 SPACE ATTENUATION 1 dB STEPS 0 -1 -2 -3 -4 -5 -6 -7 8 dB STEPS 0 -8 -16 -24 MUTE 0 0 0 0 1 0 0 1 1 X 0 1 0 1 X X X X X = DON'T CARE SPEAKER/RECORD ATTENUATION = 0dB -31dB SRS CENTER CONTROL: ATTENUATION SELECTION MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 CENTER ATTENUATION 1 dB STEPS 0 -1 -2 -3 -4 -5 -6 -7 8 dB STEPS 0 -8 -16 -24 MUTE SRS INPUT NO SURROUND SIGNAL SURROUND SIGNAL SRS SWITCH SRS ON SRS OFF 0 0 0 0 1 0 1 0 1 0 0 1 1 X 0 1 0 1 X X X X X = DON'T CARE SPACE ATTENUATION = 0dB -31dB RECOMMENDED TO ATTENUATE -3dB IN INPUT ATTENUATION DURING "SRS OFF" TO FULFILL SRS BYPASS MODE WHEN SRS FUNCTION IS USED 15/21 TDA7466 POWER ON RESET SURROUND & OUT CONTROL+ EFFECT CONTROL SPEAKER/RECORD ATTENUATION L &R MODE INPUT ATTENUATION + REAR SWITCH NATURAL BASE VOICE CANCELLER INPUT MIX SWITCH SRS SURROUND BASS & MIDDLE TREBLE OFF + FIX + MAX ATTENUATION MUTE + ZERO CROSS ATT.OFF MAX ATTENUATION + ON OFF OFF IN1 NO MIX PIN OFF + MAX ATTENUATION 2dB 0dB PIN DESCRIPTION PIN: L-OUT, R-OUT, RECOUT-L, RECOUT-R VS PIN: HP1 LP1 10 VS 10K GND 20A GND 60K GND D94AU198 HP2 D96AU477 GND PIN: HP2 PIN: L-IN, R-IN VS 20A 5.5K 60K GND D94AU199 VS 20A 50K 5.5K HP1 GND VREF D94AU200 16/21 TDA7466 PIN: VAR-L, VAR-R, PIN: CREF VS 20A VS 20K 42K 20A SW 30K GND Vref D95AU227 20K D95AU336 GND PIN: LP1 VS 20A PIN: SCL, SDA 20A 10K GND HP1 D94AU211 GND D94AU205 PIN: PS1, PS2, PS3, PS4, LP PIN: NETW2 VS 20A VS 20A GND D95AU308 GND D96AU473 17/21 TDA7466 PIN: BASSO-L, BASSO-R, NETW1 PIN: BASS-LI, BASS-RI, MIDDLE-LI, MIDDLE-RI, VS VS 20A 20A GND BASS-LO 45K : Bass or 25K : MIDDLE D95AU231A GND D95AU230 BASS-RO,MIDDLE-LO,MIDDLE-RO PIN: BASS-LO, BASS-RO, MIDDLE-LO, MIDDLE-RO, PIN: TREBLE-L, TREBLE-R VS VS 20A 20A (*) GND BASS-LI,BASS-RI,MIDDLE-LI,MIDDLE-RI (*) 45K : Bass 25K : MIDDLE D95AU309 25K D95AU232 GND PIN: VOUT REF VS PIN: NBLIN, NBRIN VS 20A 20A GND D95AU233A 10K GND GND D95AU234 SW 18/21 TDA7466 PIN: NBLO, NBRO VS VREF GND D95AU235A 19/21 TDA7466 mm MIN. A A1 A2 B B1 c D E E1 e e1 e2 e3 L 2.54 3.30 0.51 3.05 0.38 0.89 0.23 36.58 15.24 12.70 13.72 1.778 15.24 18.54 1.52 3.56 0.10 0.130 3.81 0.46 1.02 0.25 36.83 4.57 0.56 1.14 0.38 37.08 16.00 14.48 TYP. MAX. 5.08 0.020 0.120 0.150 0.180 MIN. inch TYP. MAX. 0.20 DIM. OUTLINE AND MECHANICAL DATA 0.0149 0.0181 0.0220 0.035 0.040 0.045 0.0090 0.0098 0.0150 1.440 0.60 0.50 0.540 0.070 0.60 0.730 0.060 0.140 1.450 1.460 0.629 0.570 SDIP42 (0.600") E E1 A1 A2 B B1 e L A e1 e2 D c E 42 22 .015 0,38 Gage Plane 1 21 SDIP42 e3 e2 20/21 TDA7466 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2003 STMicroelectronics - All rights reserved The Sound Retrieval System and are registered trademarks of SRS Labs, Inc. STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com. 21/21 |
Price & Availability of TDA746603
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |