 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MM74HCT05 Hex Inverter (Open Drain) February 1984 Revised January 2005 MM74HCT05 Hex Inverter (Open Drain) General Description The MM74HCT05 is a logic function fabricated by using advanced silicon-gate CMOS technology, which provides the inherent benefits of CMOS--low quiescent power and wide power supply range. The device is also input and output characteristic and pinout compatible with standard DM74LS logic families. The MM74HCT05 open drain Hex Inverter requires the addition of an external resistor to perform a wire-NOR function. All inputs are protected from static discharge damage by internal diodes to VCC and ground. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs. Features s Open drain for wire-NOR function s LS-TTL pinout and threshold compatible s Fanout of 10 LS-TTL loads s Typical propagation delays: tPZL (with 1 k resistor) 10 ns tPLZ (with 1 k resistor) 8 ns Ordering Code: Order Number MM74HCT05M MM74HCT05SJ MM74HCT05MTC MM74HCT05N Package Number M14A M14D MTC14 N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B. Connection Diagram Logic Diagram Typical Application Top View (c) 2005 Fairchild Semiconductor Corporation DS005358 www.fairchildsemi.com MM74HCT05 Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT) Clamp Diode Current (IIK, IOK) DC Output Current, per pin (IOUT) DC VCC or GND Current, per pin (ICC) Storage Temperature Range (TSTG) Power Dissipation (PD) (Note 3) S.O. Package only Lead Temperature (TL) (Soldering 10 seconds) 260C 600 mW 500 mW Recommended Operating Conditions Min Supply Voltage (VCC) DC Input Voltage (VIN) Output Voltage (VOUT) Operating Temperature Range (TA) Input Rise or Fall Times (tr, tf) 500 ns Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating -- plastic "N" package: - 12 mW/C from 65C to 85C. -0.5 to +7.0V -1.5 to VCC +1.5V -0.5 to +7.0V 20 mA + 25 mA 50 mA -65C to +150C Max 5.5 VCC 5.5 Units V V V 4.5 0 0 -40 +85 C DC Electrical Characteristics (VCC = 5V 10%,unless otherwise specified) Symbol VIH VIL VOL Parameter Minimum HIGH Level Input Voltage Maximum LOW Level Input Voltage Maximum LOW Level Voltage VIN = VIH |IOUT| = 20 A |IOUT| = 4.0 mA, VCC = 4.5V |IOUT| = 4.8 mA, VCC = 5.5V IIN ILKG ICC Maximum Input Current Maximum HIGH Level Output Leakage Current Maximum Quiescent Supply Current IOHZ Off State Current VIN = VCC or GND, VIH or VIL VIN = VIH or VIL, VOUT = VCC VIN = VCC or GND IOUT = 0A VIN = 2.4V or 0.5V (Note 4) VCC = 4.5 - 5.5, VO = 5.5 Note 4: This is measured per input with all other inputs held at VCC or ground. Conditions TA = 25C Typ 2.0 0.8 0 0.2 0.2 0.1 0.26 0.26 0.1 0.5 2.0 0.3 TA = -40 to 85C Guaranteed Limits 2.0 0.8 0.1 0.33 0.33 1.0 5.0 20 0.4 10 Units V V V A A A mA A www.fairchildsemi.com 2 MM74HCT05 AC Electrical Characteristics VCC = 5V, TA = 25C,CL = 15 pF, tr = tf = 6 ns unless otherwise noted. Symbol tPZL tPLZ Parameter Maximum Propagation Delay Maximum Propagation Delay Conditions RL = 1 k RL = 1 k Typ 8 9 Guaranteed Limit 15 16 Units ns ns AC Electrical Characteristics VCC = 5V, 10%, CL = 50pF, tr = tf = 6 ns unless otherwise specified. Symbol tPZL tPLZ tTHL CPD CIN Parameter Maximum Propagation Delay Maximum Propagation Delay Maximum Output Fall Time Power Dissipation Capacitance (Note 5) Maximum Input Capacitance (per gate) RL = RL = 1k RL = 1 k Conditions TA=25C Typ 10 12 10 22 20 15 20 5 10 TA = -40 to 85C Guaranteed Limits 28 25 19 Units ns ns ns pF pF Note 5: CPD determines the no load dynamic power consumption, PD = CPD VCC2 f+ICC VCC, and the no load dynamic current consumption, IS = CPD VCC f + ICC. 3 www.fairchildsemi.com MM74HCT05 Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A www.fairchildsemi.com 4 MM74HCT05 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D 5 www.fairchildsemi.com MM74HCT05 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14 www.fairchildsemi.com 6 MM74HCT05 Hex Inverter (Open Drain) Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of MM74HCT0505
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |