View MDT2030_722441.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MDT2030
1. General Description
This ROM-Based 8-bit micro-controller uses a fully static CMOS technology process to achieve high speed, small size, the low power and high noise immunity. On chip memory includes 2K words EPROM, and 80 bytes static RAM. u u u u 4 oscillator start-up time can be selected by programming option: 150 s, 20 ms, 40 ms, 80 ms 8-bit real time clock/counter(RTCC) with 8-bit programmable prescaler On-chip RC oscillator based Watchdog Timer(WDT) 12 I/O pins with their own independent direction control
2. Features 3. Applications
The followings are some of the features on the hardware and software : u u u u Fully CMOS static design 8-bit data bus On chip EPROM size : 2.0 K words Internal RAM size : 80 bytes (73 general purpose registers, 7 special registers) u u u u u u 36 single word instructions 14-bit instructions 2-level stacks Operating voltage : 2.3 V ~ 5.5 V Operating frequency : 0 ~ 20 MHz The most fast execution time is 200 ns under 20 MHz in all single cycle instructions except the branch instruction u Addressing modes include direct, indirect and relative addressing modes u u u u Power-on Reset Power edge-detector Reset Sleep Mode for power saving 4 types of oscillator can be selected by programming option: RCLow cost RC oscillator LFXTLow frequency crystal oscillator XTALStandard crystal oscillator HFXTHigh frequency crystal oscillator This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw The application areas of this MDT2030 range from appliance motor control and high speed automotive to low power remote transmitters/receivers, pointing devices, and telecommunications processors, such as Remote controller, small instruments, chargers, toy, automobile and PC peripheral ... etc.
4. Pin Assignment PA2 PA3 RTCC /MCLR Vss PB0 PB1 PB2 PB3 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 PA1 PA0 OSC1 OSC2 Vdd PB7 PB6 PB5 PB4
P. 1
2004/1
Ver. 1.3
MDT2030
5. Block Diagram
Port PA 0~P A3 4 bits Port A 11 bits 14 bits Instruction Register
Stack Two Levels
EPROM 2048N14
RAM 73N8
11 bits
Program Counters
Special Register Port PB0 ~P B7 8 bits Port B
OS OS C1 C2 MC LR Instruction Decoder
D0~D 7
Oscillator Circuit
Control Circuit
Data 8-bit
Power on Reset Power Down Reset Working Register ALU Status Register
8-bit Timer/Counter
Prescale
WDT/OST Timer
RTCC
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 2
2004/1
Ver. 1.3
MDT2030
6. Pin Function Description
Pin Name PA0~PA3 PB0~PB7 RTCC /MCLR OSC1 OSC2 Vdd Vss I/O I/O I/O I I I O Port A, TTL input level Port B, TTL input level Real Time Clock/Counter, Schmitt Trigger input levels Master Clear, Schmitt Trigger input levels Oscillator Input Oscillator Output Power supply Ground Function Description
7. Memory Map
(A) Register Map
Address 00 01 02 03 04 05 06 07~1F 30~3F 50~5F 70~7F
Description Indirect Addressing Register RTCC PC STATUS MSR Port A Port B Internal RAM, Memory bank 0 Internal RAM, Memory bank 1 Internal RAM, Memory bank 2 Internal RAM, memory bank 3
(1) IAR ( Indirect Address Register) : R0 (2) RTCC (Real Time Counter/Counter Register) : R1
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 2
2004/1
Ver. 1.3
MDT2030
(3) PC (Program Counter) : R2 Write PC, CALL --- always 0 JUMP --- from instruction word RTIW, RET --- from STACK
A10
A9
A8
A7~A0
Write PC, JUMP, CALL --- from STATUS b6 b5 RTIW, RET --- from STACK
Write PC --- from ALU JUMP, CALL --- from instruction word RTIW, RET --- from STACK
(4) STATUS (Status register) : R3 Bit
0 1 2 3 4 6X5
Symbol
C HC Z PF TF page Carry bit Half Carry bit Zero bit
Function
Power loss Flag bit WDT Timer overflow Flag bit ROM page select bit : 00 : Page 0, 000H --- 1FFH 01 : Page 1, 200H --- 3FFH 10 : Page 2, 400H --- 5FFH 11 : Page 3, 600H --- 7FFH
7
XX
General purpose bit
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 3
2004/1
Ver. 1.3
MDT2030
(5) MSR (Memory Bank Select Register) : R4 Memory Bank Select Register : 00 : 10~1F 01 : 30~3F 10 : 50~5F 11 : 70~7F
b7
b6
b5
b4
b3
b2
b1
b0
Read only "1" Indirect Addressing Mode (6) PORT A : R5 PA3~PA0, I/O Register (7) PORT B : R6 PB7~PB0, I/O Register (8) TMR (Time Mode Register) Bit Symbol Prescaler Value 000 001 010 011 2X0 PS2X0 100 101 110 Function RTCC rate 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128 WDT rate 1:1 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64
3
PSC
4
TCE
5
TCS
111 1 : 256 1 : 128 Prescaler assignment bit : 0 X RTCC 1 X Watchdog Timer RTCC signal Edge : 0 X Increment on low-to-high transition on RTCC pin 1 X Increment on high-to-low transition on RTCC pin RTCC signal set : 0 X Internal instruction cycle clock 1 X Transition on RTCC pin
(9) CPIO A, CPIO B (Control Port I/O Mode Register) The CPIO register is "write-only" x"0", I/O pin in output mode; x"1", I/O pin in input mode.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 4
2004/1
Ver. 1.3
MDT2030
(10) Configurable options for EPROM (Set by writer) : Oscillator Type RC Oscillator Oscillator Start-up Time 150 s,20ms,40ms,80ms 20 ms,40ms,80ms 20ms,40 ms,80ms 40 ms,80 ms
HFXT Oscillator XTAL Oscillator LFXT Oscillator
Watchdog Timer control Watchdog timer disable all the time Watchdog timer enable all the time
Power Edge Detect PED Disable PED Enable
Security state Security weak Disable Security Disable Security Enable
The default security state of EPROM is weak disable. Once the IC was set to enable or disable, it's forbidden to change. (B) Program Memory Address 000-7FF 7FF Program memory The starting address of power on, external reset or WDT time-out reset. Description
8. Reset Condition for all Registers
Register CPIO A CPIO B TMR IAR RTCC PC STATUS MSR Address 00h 01h 02h 03h 04h Power-On Reset 1111 1111 1111 1111 --11 1111 xxxx xxxx 1111 1111 0001 1xxx 100x xxxx /MCLR or WDT Reset 1111 1111 1111 1111 --11 1111 uuuu uuuu 1111 1111 000# #uuu 100u uuuu
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 5
2004/1
Ver. 1.3
MDT2030
Register PORT A PORT B Address 05h 06h Power-On Reset - - - - xxxx xxxx xxxx /MCLR or WDT Reset - - - - uuuu uuuu uuuu
Note : uxunchanged, xxunknown, - xunimplemented, read as "0" #xvalue depends on the condition of the following table
Condition /MCLR reset (not during SLEEP) /MCLR reset during SLEEP WDT reset (not during SLEEP) WDT reset during SLEEP
Status: bit 4 u 1 0 0
Status: bit 3 u 0 1 0
9. Instruction Set :
Instruction Code 010000 00000000 010000 00000001 010000 00000010 010000 00000011 010000 00000100 010000 00000rrr 010001 1rrrrrrr 011000 trrrrrrr 111010 iiiiiiii 010111 trrrrrrr 011001 trrrrrrr 011010 trrrrrrr 011011 trrrrrrr 011100 trrrrrrr 011101 trrrrrrr 011110 trrrrrrr 010010 trrrrrrr 110100 iiiiiiii 010011 trrrrrrr 110101 iiiiiiii Mnemonic Operands NOP CLRWT SLEEP TMODE RET CPIO R STWR R LDR R, t LDWI I SWAPR R, t INCR R, t INCRSZ R, t ADDWR R, t SUBWR R, t DECR R, t DECRSZ R, t ANDWR R, t ANDWI i IORWR R, t IORWI i No operation Clear Watchdog timer Sleep mode Load W to TMODE register Return Control I/O port register Store W to register Load register Load immediate to W Swap halves register Increment register Increment register, skip if zero Add W and register Subtract W from register Decrement register Decrement register, skip if zero AND W and register AND W and immediate Inclu. OR W and register Inclu. OR W and immediate Function Operating None 0/WT 0/WT, stop OSC W/TMODE Stack/PC W/CPIO r W/R R/t I/W [R(0~3) R(4~7)] /t R + 1/t R + 1/t W + R/t R W/t or (R+/W+1/t) R 1/t R 1/t R a W/t i a W/W R a W/t i a W/W TF, PF TF, PF None None None None Z None None Z None C, HC, Z C, HC, Z Z None Z Z Z Z Status
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 6
2004/1
Ver. 1.3
MDT2030
Instruction Code 010100 trrrrrrr 110110 iiiiiiii 011111 trrrrrrr 010110 trrrrrrr 010101 trrrrrrr 010000 1xxxxxxx 010001 0rrrrrrr 0000bb brrrrrrr 0010bb brrrrrrr 0001bb brrrrrrr 0011bb brrrrrrr 1000nn nnnnnnnn 1010nn nnnnnnnn 110000 nnnnnnnn 110001 iiiiiiii 11001n nnnnnnnn Mnemonic Operands XORWR R, t XORWI i COMR R, t RRR RLR CLRW CLRR BCR BSR R R, b R, b R, t R, t Function Exclu. OR W and register Exclu. OR W and immediate Complement register Rotate right register Rotate left register Clear working register Clear register Bit clear Bit set Bit Test, skip if clear Bit Test, skip if set Long CALL subroutine Long JUMP to address Call subroutine Return, place immediate to W n JUMP to address Operating R o W/t i o W/W /R/t R(n) /R(n-1), C/R(7), R(0)/C R(n)/r(n+1), C/R(0), R(7)/C 0/W 0/R 0/R(b) 1/R(b) Skip if R(b)=0 Skip if R(b)=1 n/PC, PC+1/Stack LJUMP n CALL RTIW JUMP n i n/PC n/PC, PC+1/Stack Stack/PC,i/W n/PC None None None None Z Z None None None None None C Status Z Z Z C
BTSC R, b BTSS R, b LCALL n
Note : W WT TMODE CPIO TF PF PC OSC Inclu. Exclu. AND : : : : : : : : : : : Working register Watchdog timer TMODE mode register Control I/O port register Timer overflow flag Power loss flag Program Counter Oscillator Inclusive ` a' Exclusive ` o' Logic AND ` a' b t : : 0 1 : : : : : : : : Bit position Target : Working register : General register General register address Carry flag Half carry Zero flag Complement Don't care Immediate data ( 8 bits ) Immediate address
R C HC Z / x i n
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 7
2004/1
Ver. 1.3
MDT2030
10. Electrical Characteristics
(Operating temperature at 25J).
Sym
Description
Condition
Min 2.3
Typ
Max 6.3
Unit V
Vdd Operating voltage VIL Input Low Voltage PA, PB RTCC, /MCLR VIH Input high Voltage PA, PB RTCC, /MCLR IIL VOL Input leakage current Output Low Voltage PA, PB Vdd=5V, IOL=20mA Vdd=5V, IOL=5mA VOH Output High Voltage PA, PB Vdd=5V, IOH= -20mA Vdd=5V, IOH= -5mA Islp Islp Sleep current (WDT disable) Sleep current (WDT enable) Vddx 2.3 ~ 6.3 V Vddx 2.3 V Vddx 3.0 V Vddx 4.0 V Vddx 5.0 V Vddx 6.3 V Vpr Power Edge-detector Reset Voltage Vddx 2.3 V Vddx 3.0 V Vddx 4.0 V Vddx 5.0 V Vddx 6.3 V TFLT /MCLR filter Vddx 5.0 V Vdd=5V Vdd=5V Vdd=5V Vdd=5V Vdd=5V
-0.6 -0.6
1.0 1.0
V V
2.0 3.2
Vdd Vdd +/-1
V V A
0.4 0.1
V V
3.8 4.5 0.1 0.1 3 8 16 35 1.1 26.4 22.7 20.1 18.1 16.4 600 1.3 1.0
V V A A A A A A V mS mS mS mS mS nS
Twdt The basic WDT time-out cycle time
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 8
2004/1
Ver. 1.3
MDT2030
11. Operating Current
Temperaturex25 J, the typical value as followings :
11.1 OSC TypexRC ; WDTEnable; @ Vddx 5.0 V
Cext. (F)
Rext. (Ohm) 4.7 K 10.0 K
Frequency (Hz) 12.3 M 7.2 M 1.54 M 700 K 240 K 150 K 6.0 M 3.0 M 700 K 320 K 100 K 70 K 1.8 M 880 K 195 K 95 K 31 K 20 K 720 K 350 K 80 K 36 K 12 K 8K
Current (A) 1.35 mA 750 A 250 A 180 A 130 A 120 A 720 A 440 A 180 A 145 A 125 A 120 A 290 A 190 A 125 A 110 A 105 A 105 A 175 A 135 A 105 A 105 A 100 A 100 A
3P
47.0 K 100.0 K 300.0 K 470.0 K 4.7 K 10.0 K
20P
47.0 K 100.0 K 300.0 K 470.0 K 4.7 K 10.0 K
100P
47.0 K 100.0 K 300.0 K 470.0 K 4.7 K 10.0 K
300P
47.0 K 100.0 K 300.0 K 470.0 K
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 9
2004/1
Ver. 1.3
MDT2030
11.2 OSC TypexLF (C=20 p); WDTDisable
Voltage/Frequency 2.1 V 3.0 V 4.0 V 5.0 V 6.3 V
32 K 2.2 A 4.4 A 11 A 26 A 77 A
455 K 18 A 33 A 55 A 86 A 150 A
1M 33 A 55 A 90 A 140 A 250 A
Sleep O1.0 A O1.0 A O1.0 A O1.0 A O1.0 A
11.3 OSC TypexXT (C=10 p); WDTEnable
Voltage/Frequency 2.1 V 3.0 V 4.0 V 5.0 V 6.3 V
1M 55 A 100 A 220 A 355 A 660 A
4M 140 A 260 A 420 A 670 A 1.1 mA
10 M 300 A 500 A 820 A 1.25 mA 1.85 mA
Sleep O1.0 A 2 A 8 A 16 A 35 A
11.4 OSC TypexHF (C=10 p); WDTEnable
Voltage/Frequency 2.1 V 3.0 V 4.0 V 5.0 V 6.3 V
4M 165 A 310 A 510 A 800 A 1.35 mA
10 M 310A 600 A 950 A 1.4 mA 2.2 mA
20 M 660 A 1.1 mA 1.8 mA 2.5 mA 3.8 mA
Sleep O1.0 A 2 A 8 A 16 A 35 A
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 10
2004/1
Ver. 1.3
MDT2030
12. Port A and Port B Equivalent Circuit
Q I/O Control Latch I/O Control CK QB
D
Port I/O Pin D Write Data O/P Latch G QB
Data Bus Read
QB G
D Data I/P Latch
Input Resistor TTL Input Level
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 11
2004/1
Ver. 1.3
MDT2030
13. MCLRB and RTCC Input Equivalent Circuit
MCLRB
R U 1 K
Schmitt Trigger
RTCC
R U 1 K
Schmitt Trigger
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 12
2004/1
Ver. 1.3
MDT2030
14. External Capacitor Selection For Crystal Oscillator
@ Vddx 5.0 V Osc. Type Resonator Freq. 20 MHz HF 10 MHz 4 MHz 10 MHz XT 4 MHz 1 MHz 1 MHz LF 455 K 32 K Capacity Range 10 pF ~ 50 pF 20 pF ~ 50 pF 10 pF ~ 30 pF 10 pF ~ 50 pF 10 pF ~ 50 pF 20 pF ~50 pF 20 pF ~ 30 pF 20 pF ~30 pF 20 pF ~30 pF
MDT2030 OSC1 OSC2
C1
C2
To increase the stability of oscillator and the ability of anti-noise, the above values of the external capacitor are for reference only, but the higher capacitance also increases the start-up time.
This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 13
2004/1
Ver. 1.3

▲Up To Search▲

Price & Availability of MDT2030

	To Download MDT2030 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .