View ICS2304NZ-1_602284.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ICS2304NZ-1
LOW SKEW PCI/PCI-X BUFFER
Description
The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating at speeds from 0 to 140 MHz. The ICS2304NZ-1 is characterized for operation from -40C to +85C for automotive and industrial applications.
Features
* * * * * * *
Packaged in 8-pin TSSOP (4.4 mm body) Available in Pb (lead) free package Frequency range of 0 to 140 MHz Less than 100 ps skew between outputs Distribute one clock input to one bank of four outputs Operating voltage of 3.3 V 10% Available in commercial and industrial temperature ranges
Block Diagram
OE Logic Control CLK0 CLK1 CLK_IN CLK2 CLK3
MDS 2304NZ-1 C I n t e gra te d C i r c u i t S y s t e m s
1
525 Race Stre et, San Jo se, CA 9 5126
Revision 062105 te l (40 8) 2 97-12 01
w w w. i c st . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Pin Assignment
CLK_I N OE CLK0 GND 1 2 3 4 8 7 6 5 CLK3 CLK2 VDD CLK1
Functionality Table
Inputs CLK_IN
0 0 1 1
Outputs OE
0 1 0 1
CLK(3:0)
Tristate 0 Tristate 1
Pin Descriptions
Pin Number
1 2 3 4 5 6 7 8
Pin Name
CLK_IN OE CLK0 GND CLK1 VDD CLK2 CLK3
Pin Type
Input Input Output Power Output Power Output Output
Pin Description
Input reference frequency. Output Enable. When OE is low, it tri-states clock outputs. Buffered clock output. Connect to ground. Buffered clock output. Power supply for 3.3 V. Buffered clock output. Buffered clock output.
MDS 2304NZ-1 C In te grated Circuit Systems
2
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS2304NZ-1. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage Range, VDD Input Voltage Range, VI (see notes 1 and 2) Output Voltage Range, VO (see notes 1 and 2) Input Clamp Current, IIK (VI<0 or VI>VDD) Output Clamp Current, IIK (VO<0 or VO) Continuous Total Output Current, IO (VO = 0 to VDD) Package Thermal Impedance, JA (see note 3): PW Package Storage Temperature Range, Tstg Notes: -0.5 V to 4.3 V
Rating
-0.5 V to VDD + 0.5 V -0.5 V to VDD + 0.5 V 50 mA 50 mA 50 mA 230.5C/W -65C to 150C
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 4.6 V maximum. 3. The package thermal impedance is calculated in accordance with JESD 51.
Recommended Operation Conditions
Parameter
Supply Voltage, VDD High-level Input Voltage, VIH Low-level Input Voltage, VIL Input Voltage, VI High-level Output Current, IOH Low-level Output Current, IOL Operating Free-air Temperature, TA -40 - 0
Min.
3 0.7 x VDD
Typ.
3.3
Max.
3.6 0.3 x VDD VDD -24 24 +85
Units
V V V V mA mA C
Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-air Temperature
Min.
Clock Frequency, fCLK 0
Typ.
Max.
140
Units
MHz
MDS 2304NZ-1 C In te grated Circuit Systems
3
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Electrical Characteristics at 3.3 V over Recommended Free-air Temperature Range
VDD = 3.3 V 10%, TA = -40C to +85C (unless stated otherwise)
Parameter
Input Voltage
Symbol
VIK
Conditions
VDD at 3.3 V, II = -18 mA VDD = min to max, IOH = -1 mA VDD = 3 V, IOH = -24 mA VDD = 3 V, IOH = -12 mA VDD = min to max, IOH = 1 mA VDD = 3 V, IOL = 24 mA VDD = 3 V, IOL = 12 mA VDD = 3 V, VO = 1 V VDD = 3.3 V, VO = 1.65 V VDD = 3 V, VO = 2 V VDD = 3.3 V, VO = 1.65 V V = VDD or VO Unloaded outputs at 66.67 MHz VDD = 3.3 V, VI = 0V or 3.3 V VDD = 3.3 V, VI = 0V or 3.3 V
Min.
VDD-0.2 2 2.4
Typ.
3.3 2.3 2.7 0.222 0.61 0.31 -53 -54
Max.
-1.2
Units
V
High-level Output Voltage
VOH
V
0.2 0.8 0.55 -40 mA mA 50 A mA pF pF V
Low-level Output Voltage
VOL
High-level Input Current Low-level Input Current Input Current Dynamic Supply Current Input Capacitance (Note 1) Output Capacitance (Note 1)
IOH IOL II IDD CI CO
40 0.1
53 57 13 3 3.2 37 5
Note 1: Guaranteed by design, not 100% tested in production.
MDS 2304NZ-1 C In te grated Circuit Systems
4
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Switching Characteristics at 3.3 V over Recommended Ranges of Supply Voltage and Operating Free-air Temperature
VDD = 3.3 V 10%, TA = -40C to 85C (unless stated otherwise)
Parameter
High-to-Low Propagation Delay (Note 1) Low-to-High Propagation Delay (Note 1) Output Skew Window (Note 1) Pulse Skew = | tPLH - tPHL | (Note 1) Process Skew (Note 1) CLKIN High Time (Note1) CLKIN Low Time (Note1) Rise Time (Note 1) Fall Time (Note 1) Cycle-to-Cycle Jitter Jitter, 1-Sigma
Symbol Conditions
tPLH tPHL TSK(o) TSK(p) TSK(pr) Thigh Tlow Tr Tf Tcyc-cyc Tj1s VO = VDD/2 VO = VDD/2 VO = VDD/2 VO = VDD/2 VO = VDD/2 66 MHz 140 MHz 66 MHz 140 MHz VOL=0.8 V, VOH=2.0 V VOH=2.0 V, VOL=0.8 V Loaded outputs 10,000 cycles
Min.
1.8 1.8
Typ.
3.1 2.9 50
Max.
3.8 3.8 100 300 500
Units
ns ns ps ps ps ns ns ns ns
6 3 6 3 1.2 1.2 2.0 2.0 200 14 40
ns ns ps ps
Note 1: Guaranteed by design, not 100% tested in production.
MDS 2304NZ-1 C In te grated Circuit Systems
5
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Parameter Measurement Information
VDD 50% VDD CLKIN tPLH 2.0 V 50% VDD 0.8 V tr tPHL 2.0 V 50% VDD 0.8 V tf VOH 0V
CLK0-CLK3
VOL
Figure 2. Voltage Thresholds for Propagation Delay (tpd) Measurements
50% VDD Any CLK
50% VDD Any CLK tSK(p)
Figure 3. Output Skew
tCYC tHIGH VIH (MIN) VTEST VIL (MAX) 0.2 VDD 0.4 VDD 0.5 VDD tLOW
Parameter VIH (MIN) VIL (MAX) VTEST
Value 0.5 VDD 0.35 VDD 0.4 VDD
Unit V V V
Peak-to-Peak (minimum)
Figure 4. Clock Waveform
MDS 2304NZ-1 C In te grated Circuit Systems
6
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Figure 5. Supply Current vs. Frequency
VOH - High-level Output Voltage (V)
Figure 6. High-level Output Voltage vs. High-level Output Current
MDS 2304NZ-1 C In te grated Circuit Systems
7
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
VOL - Low-level Output Voltage (V)
Figure 7. Low-level Output Voltage vs. Low-level Output Current
MDS 2304NZ-1 C In te grated Circuit Systems
8
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Marking Diagram
8 5
Marking Diagram (Pb free)
8 5
YYWW 304N1
YYWW 04N1L
1
4
$$## ####
1
4
TOP
BOTTOM
TOP
BOTTOM
Marking Diagram (industrial)
8 5
Marking Diagram (Pb free/industrial)
8 5
YYWW 04NI1
YYWW 4NI1L
$$## ####
1
4
1
4
TOP
BOTTOM
TOP
BOTTOM
Notes: 1. ###### is the lot number. 2. YYWW is the last two digits of the year and week that the part was assembled. 3. "LF" denotes Pb (lead) free package. 4. Bottom marking: (origin). Origin = country of origin if not USA.
MDS 2304NZ-1 C In te grated Circuit Systems
9
525 Ra ce Street, San Jose, CA 9512 6
tel (4 08) 297-1 201
$$## ####
Revision 062105
$$## ####
w w w. i c s t . c o m
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER
Package Outline and Package Dimensions (8-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)
Package dimensions are kept current with JEDEC Publication No. 95, MO-153
8
Millimeters Symbol
E1 E
Inches Min Max
Min
Max
INDEX AREA
12 D
A2 A1
A
A A1 A2 b C D E E1 e L aaa
-1.20 0.05 0.15 0.80 1.05 0.19 0.30 0.09 0.20 2.90 3.10 6.40 BASIC 4.30 4.50 0.65 Basic 0.45 0.75 0 8 -0.10
-0.047 0.002 0.006 0.032 0.041 0.007 0.012 0.0035 0.008 0.114 0.122 0.252 BASIC 0.169 0.177 0.0256 Basic 0.018 0.030 0 8 -0.004
c
- Ce
b SEATING PLANE
aaa C
L
Ordering Information
Part / Order Number
ICS2304NZG-1 ICS2304NZG-1T ICS2304NZG-1LF ICS2304NZG-1LFT ICS2304NZGI-1 ICS2304NZGI-1T ICS2304NZGI-1LF ICS2304NZGI-1LFT
Marking
Shipping Packaging
Tubes Tape and Reel Tubes Tape and Reel Tubes Tape and Reel Tubes Tape and Reel
Package
8-pin TSSOP 8-pin TSSOP 8-pin TSSOP 8-pin TSSOP 8-pin TSSOP 8-pin TSSOP 8-pin TSSOP 8-pin TSSOP
Temperature
0 to +70 C 0 to +70 C 0 to +70 C 0 to +70 C -40 to +85 C -40 to +85 C -40 to +85 C -40 to +85 C
see page 8
Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
MDS 2304NZ-1 C In te grated Circuit Systems
10
525 Ra ce Street, San Jose, CA 9512 6
Revision 062105 tel (4 08) 297-1 201
w w w. i c s t . c o m

▲Up To Search▲

Price & Availability of ICS2304NZ-1

	To Download ICS2304NZ-1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .