|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
LOW-POWER 9-BIT INVERTER SY100S321 FEATURES s Max. propagation delay of 700ps s IEE min. of -55mA s Extended supply voltage option: VEE = -4.2V to -5.5V s Voltage and temperature compensation for improved noise immunity s 70% faster than Fairchild 300K at lower power s Internal 75K input pull-down resistors s Function and pinout compatible with Fairchild F100K s Available in 24-pin CERPACK and 28-pin PLCC packages DESCRIPTION The SY100S321 is a monolithic 9-bit inverter. The device contains nine inverting buffer gates with single input and output. PIN CONFIGURATIONS D4 VCCA VEES O4 O5 O6 4 3 2 1 28 27 26 D5 D6 D7 VEE VEES VCCA D8 D9 12 13 14 15 16 17 18 11 10 9 8 7 6 5 O7 O8 VCCA VCC VCC O9 O1 Top View PLCC J28-1 BLOCK DIAGRAM D1 D2 D3 D4 D5 D6 D7 D8 D9 O1 O2 19 20 21 22 23 24 25 VCCA O3 O2 D1 D2 D3 VEES D8 VCCA VEE D9 D7 D1 O3 O4 O5 O6 O7 O8 O9 1 2 3 4 5 6 24 23 22 21 20 19 18 Top View Flatpack F24-1 17 16 15 14 D6 D5 D4 VCCA Q4 Q5 Q6 D2 D3 VCCA O3 O2 13 7 8 9 10 11 12 O9 VCC O1 PIN NAMES Pin D1 - D9 Q1 - Q9 VEES VCCA Function Data Inputs Data Outputs VEE Substrate VCCO for ECL Outputs VCCA Rev.: G O8 O7 Amendment: /0 Issue Date: July, 1999 1 Micrel SY100S321 DC ELECTRICAL CHARACTERISTICS VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND Symbol IIH IEE Parameter Input HIGH Current Power Supply Current Min. -- -55 Typ. -- -41 Max. 200 -25 Unit A mA Condition VIN = VIH (Max.) Inputs Open AC ELECTRICAL CHARACTERISTICS CERPACK VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND TA = 0C Symbol tPLH tPHL tTLH tTHL tS, G-G Parameter Propagation Delay Data to Output (1) TA = +25C Min. 300 300 -- Max. 800 900 200 TA = +85C Min. 300 300 -- Max. 800 900 200 Unit ps ps ps Condition Min. 300 300 -- Max. 800 900 200 Transition Time(1) 20% to 80%, 80% to 20% Skew, Gate-to-Gate NOTE: 1. Reference figures 1 and 2 PLCC VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND TA = 0C Symbol tPLH tPHL tTLH tTHL tS, G-G Parameter Propagation Delay Data to Output (1) TA = +25C Min. 300 300 -- Max. 700 900 200 TA = +85C Min. 300 300 -- Max. 700 900 200 Unit ps ps ps Condition Min. 300 300 -- Max. 700 900 200 Transition Time(1) 20% to 80%, 80% to 20% Skew, Gate-to-Gate NOTE: 1. Reference figures 1 and 2 2 Micrel SY100S321 TEST CIRCUITRY(1) L1 SCOPE CHAN A VCC RT 0.1F PULSE GENERATOR L2 CIRCUIT UNDER TEST SCOPE CHAN B RT VEE 0.1F Figure 1. AC Test Circuit NOTE: 1. VCC, VCCA = +2V, VEE = -2.5V. L1 and L2 = equal length 50 impedance lines. RT = 50 terminator internal to scope. Decoupling 0.1F from GND to VCC and VEE. All unused outputs are loaded with 50 to GND. CL = Fixture and stray capacitance 3pF. SWITCHING WAVEFORMS 0.7 0.1ns 0.7 0.1ns -0.95V INPUT 80% 50% 20% -1.69V tPLH tPHL 80% 50% 20% tTLH tTHL OUTPUT Figure 2. Propagation Delay and Transition Times NOTE: VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND PRODUCT ORDERING CODE Ordering Code SY100S321FC SY100S321JC SY100S321JCTR Package Type F24-1 J28-1 J28-1 Operating Range Commercial Commercial Commercial 3 Micrel SY100S321 24 LEAD CERPACK (F24-1) Rev. 03 4 Micrel SY100S321 28 LEAD PLCC (J28-1) Rev. 03 MICREL-SYNERGY TEL 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA FAX + 1 (408) 980-9191 + 1 (408) 914-7878 WEB http://www.micrel.com This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. (c) 2000 Micrel Incorporated 5 |
Price & Availability of SY100S321JCTR |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |