View EP82562GT_459184.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w
w
w
.D
at
S Networking Silicon a

. U 10/100 Mbps Platform LAN 82562GT t4 Connect (PLC) ee h
Datasheet
om c
Product Features
IEEE 802.3 10BASE-T/100BASE-TX compliant physical layer interface IEEE 802.3u Auto-Negotiation support Digital Adaptive Equalization control Link status interrupt capability XOR tree mode support 3-port LED support (speed, link and activity) 10BASE-T auto-polarity correction LAN Connect Interface PHY detects polarity, MDI-X, and cable lengths. Auto MDI, MDIX crossover at all speeds

This device is lead-free. That is, lead has not been intentionally added, but lead may still exist as an impurity at <1000 ppm. The Material Declaration Data Sheet, which includes lead impurity levels and the concentration of other Restriction on Hazardous Substances (RoHS)banned materials, is available at:
ftp://download.intel.com/design/packtech/material_content_IC_Package.pdf#pagemode=bookmarks
1
In addition, this device has been tested and conforms to the same parametric specifications as previous versions of the device. For more information regarding lead-free products from Intel Corporation, contact your Intel Field Sales representative.
Additional Features
w

The 82562GT PLC supports drop-in replacement with the 82562ET. If it is not used as a dropin replacement, strapping options enable new operating modes: -- LED support for three logic configurations. -- LAN disable function using one pin. -- Increased transmit strength. The receive BER performance increases the margin for cable length. Return Loss performance is improved.
w
w
.D
t a
S a
e h
Diagnostic loopback mode 1:1 transmit transformer ratio support Low power (less than 300 mW in active transmit mode) Reduced power in "unplugged mode" (less than 50 mW) Automatic detection of "unplugged mode" 3.3 V device Lead-free1 48-pin Shrink Small Outline Package for both leaded and lead-free designs. (Devices that are lead-free are marked with a circled "e3" and have the product code prefix: LUxxxxxx).
t e
U 4
.c
m o
w
w
w
.D
at
Sh a
et e
4U
.
om c
Revision 1.4 April 2005
Revision History
Revision 0.75 1.0 1.1 1.2 Revision Date May 2004 Sept 2004 Sept 2004 Oct 2004 Description Initial release (confidential status). Added bias resistor information and lead-free product information and information regarding the lead-free device. Additional information regarding the lead-free device. * Updated lead-free device information. * Updated Table 1 and Table 2 to reflect correct hardware configurations and LED logic functionality. * Corrected signal names to match design guide and reference schematics. * Added a note for PHY signals RBIAS100 and RBIAS10 to Section 4.3. * Added internal/external pull-up/pull-down resistor values to the Hardware Configuration table and signal definition tables for TESTEN, ISOL_EXEC, ISOL_TI, ISOL_TCK, and ADV10/LAN_DISABLE#.
1.3 1.4
Jan 2005 Apr 2005
Information in this document is provided in connection with Intel(R) products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel(R) products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The 82562GT PLC may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800548-4725 or by visiting Intel's website at http://www.intel.com. Copyright (c) 2005, Intel Corporation * Other brands and names are the property of their respective owners.
Datasheet
Networking Silicon -- 82562GT
Contents
1.0 Introduction ...................................................................................................................... 1 1.1 1.2 1.3 2.0 Overview ............................................................................................................... 1 References ............................................................................................................ 1 Product Codes....................................................................................................... 1
82562GT Architectural Overview ....................................................................................2 2.1 LAN Connect Interface .......................................................................................... 2 2.1.1 Reset/Synchronize Operations.................................................................3 2.1.2 Reset Considerations ............................................................................... 3 2.1.3 LAN Connect Clock Operations ............................................................... 4 Hardware Configuration ........................................................................................ 4
2.2 3.0
Performance Enhancements...........................................................................................6 3.1 New Usage Modes: 1, 2, 3, and 4 ......................................................................... 6 3.1.1 Pin Usage for Modes 1, 2, 3, and 4.......................................................... 6 3.1.2 Enhanced Tx Mode .................................................................................. 7 Management Data Interface MDI/MDI-X ............................................................... 7
3.2 4.0
82562GT Signal Descriptions.......................................................................................... 9 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 Signal Type Definitions ......................................................................................... 9 Twisted Pair Ethernet (TPE) Pins ......................................................................... 9 External Bias Pins ................................................................................................ 9 Clock Pins ..........................................................................................................10 Platform LAN Connect Interface Pins .................................................................10 LED Pins ............................................................................................................11 Miscellaneous Control Pins ................................................................................11 Power and Ground Connections ........................................................................12
5.0
Physical Layer Interface Functionality.........................................................................13 5.1 100BASE-TX Mode .............................................................................................13 5.1.1 100BASE-TX Transmit Blocks ...............................................................13 5.1.2 100BASE-TX Receive Blocks ................................................................15 10BASE-T Mode .................................................................................................16 5.2.1 10BASE-T Transmit Blocks ....................................................................16 5.2.2 10BASE-T Receive Blocks .....................................................................16 Analog References..............................................................................................17
5.2
5.3
Datasheet
iii
82562GT -- Networking Silicon
5.4
Dynamic Reduced Power & Auto Plugging Detection......................................... 17 5.4.1 Auto Plugging Detection......................................................................... 18 5.4.2 Dynamic Reduced Power....................................................................... 18 5.4.3 Configuration.......................................................................................... 18
6.0
Platform LAN Connect Registers ................................................................................. 19 6.1 Medium Dependent Interface (MDI) Registers 0 through 7 ................................ 19 6.1.1 Register 0: Control Register Bit Definitions ........................................... 19 6.1.2 Register 1: Status Register Bit Definitions ............................................ 20 6.1.3 Register 2: PHY Identifier Register Bit Definitions ................................ 21 6.1.4 Register 3: PHY Identifier Register Bit Definitions ................................ 21 6.1.5 Register 4: Auto-Negotiation Advertisement Register Bit Definitions .... 22 6.1.6 Register 5: Auto-Negotiation Link Partner Ability Register Bit Definitions .......................................................................... 22 6.1.7 Register 6: Auto-Negotiation Expansion Register Bit Definitions .......... 22 MDI Registers 8 through 15 ................................................................................ 23 MDI Registers 16 through 31 .............................................................................. 23 6.3.1 Register 16: PHY Status and Control Register Bit Definitions .............. 23 6.3.2 Register 17: PHY Unit Special Control Bit Definitions ........................... 24 6.3.3 Register 18: Reserved .......................................................................... 25 6.3.4 Register 19: 100BASE-TX Receive False Carrier Counter Bit Definitions .......................................................................... 25 6.3.5 Register 20: 100BASE-TX Receive Disconnect Counter Bit Definitions .......................................................................... 25 6.3.6 Register 21: 100BASE-TX Receive Error Frame Counter Bit Definitions .......................................................................... 25 6.3.7 Register 22: Receive Symbol Error Counter Bit Definitions .................. 26 6.3.8 Register 23: 100BASE-TX Receive Premature End of Frame Error Counter Bit Definitions ........................................... 26 6.3.9 Register 24: 10BASE-T Receive End of Frame Error Counter Bit Definitions .................................................................. 26 6.3.10 Register 25: 10BASE-T Transmit Jabber Detect Counter Bit Definitions ............................................................... 26 6.3.11 Register 27: PHY Unit Special Control Bit Definitions ........................... 27 6.3.12 Register 28: MDI/MDI-X Control Bit Definitions ..................................... 27
6.2 6.3
7.0
82562GT Test Port Functionality .................................................................................. 29 7.1 7.2 Asynchronous Test Mode ................................................................................... 29 Test Function Description ................................................................................... 29
8.0
Electrical and Timing Specifications............................................................................ 31 8.1 8.2 Absolute Maximum Ratings ................................................................................ 31 DC Characteristics ............................................................................................. 31 8.2.1 X1 Clock DC Specifications ................................................................... 31 8.2.2 LAN Connect Interface DC Specifications ............................................. 32 8.2.3 LED DC Specifications .......................................................................... 32 8.2.4 10BASE-T Voltage and Current DC Specifications ............................... 32
iv
Datasheet
Networking Silicon -- 82562GT
8.2.5 8.3
100BASE-TX Voltage and Current DC Specifications ..........................33
AC Characteristics...............................................................................................34 8.3.1 10BASE-T Normal Link Pulse (NLP) Timing Parameters .....................34 8.3.2 Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters .................35 8.3.3 100BASE-TX Transmitter AC Specifications .........................................36 8.3.4 Reset (JRSTSYNC) AC Specifications .................................................36
9.0
Package and Pinout Information ..................................................................................37 9.1 9.2 Package Information ...........................................................................................37 Pinout Information ...............................................................................................38 9.2.1 82562GT Pin Assignments ....................................................................38 9.2.2 82562GT Shrink Small Outline Package Diagram ................................39
Datasheet
v
82562GT -- Networking Silicon
Note:
This page intentionally left blank.
vi
Datasheet
Networking Silicon -- 82562GT
1.0
Introduction
This document is applicable to the Intel(R) 82562GT 10/100 Mbps Platform LAN Connect device, a member of the 82562G Fast Ethernet device family.
1.1
Overview
The Intel(R) 82562GT 10/100 Mbps Platform LAN Connect is a highly-integrated device designed for 10 or 100 Mbps Ethernet systems. It is based on the IEEE 10BASE-T and 100BASE-TX standards. The IEEE 802.3u standard for 100BASE-TX defines networking over two pairs of Category 5 unshielded twisted pair cable or Type 1 shielded twisted pair cable. The 82562GT complies with the IEEE 802.3u Auto-Negotiation standard and the IEEE 802.3x Full Duplex Flow Control standard. The 82562GT also includes a PHY interface compliant to the current platform LAN connect interface.
1.2
References
* IEEE 802.3 Standard for Local and Metropolitan Area Networks, Institute of Electrical and
Electronics Engineers.
* 82562ET(EM) and 82562GT(G) LAN on Motherboard Design Guide. Intel Corporation. * Intel(R) I/O Controller Hub 6 (ICH6) Family External Design Specification (EDS), Volume 1,
Revision 1.5V1. Intel Corporation.
* Intel(R) I/O Controller Hub 6 (ICH6) Family External Design Specification (EDS), Volume 2,
Revision 1.5V2. Intel Corporation.
* LAN Connect Interface Specification. Intel Corporation. * I/O Control Hub 2, 3, and 4 EEPROM Map and Programming Information. Intel Corporation. * I/O Control Hub 5, 6, and 7 EEPROM Map and Programming Information. Intel Corporation.
Programming information can be obtained through your local Intel representatives.
1.3
Product Codes
The product ordering code for the 82562GT is: EP82562GT. The product ordering code for the 82562GT lead-free version is: LU82562GT.
Datasheet
1
82562GT -- Networking Silicon
2.0
82562GT Architectural Overview
The 82562GT PLC is a 3.3 V device in a 48-pin Shrink Small Outline Package (SSOP) that is designed to work only in Data Terminal Equipment (DTE) mode. In normal operating mode, the 82562GT incorporates all active circuitry required to interface with the Intel(R) ICHx device with an integrated 10/100 Mbps LAN controller. The 82562GT supports a direct interface to all Media Access Control (MAC) components that meet the Platform LAN connect interface specification. Figure 1 shows a block diagram of the 82562GT architecture.
Digital Equalizer Adaptation Equalizer & BLW correction MDI/MDI-X CRS/Link 10 Detection Transmit DAC 10/100 AutoNegotiation Bias & BandGap Voltage Circuit Clock Generator Control Registers Digital Clock Recovery (100) Digital Clock Recovery (10) 100Base-TX PCS
JRSTSYNC
Port LED Drivers
LILED# ACTLED# SPDLED#
RDN/RDP
10Base-T PCS LAN Connect Interface
3 3
JTXD[2:0] JRXD[2:0] JCLK
TDN/TDP
X1
Crystal 25 MHz
X2
Figure 1. 82562GT PLC Block Diagram
2.1
LAN Connect Interface
The 82562GT supports a LAN Connect Interface (LCI) as specified in the LCI Specification. The LAN Connect is the I/O Control Hub 2 (ICH2) interface to the 82562GT. The LCI uses an 8-pin interface, which reduces the pin count from 15, for an Media Independent Interface (MII) PHY. In addition, its signaling protocol provides greater functionality, such as dynamic power reduction, from a PLC in comparison to a standard MII PHY. Figure 2 shows how the 82562GT can be used in a 10/100 Mbps ICHx design.
2
Datasheet
Networking Silicon -- 82562GT
I/O ControlHub 4 I/O Control Hub LAN Controller (ICH4) LAN
Controller
82562EZ (Platform LAN 82562GT Connect PLC Device)
Transmit Differential Pair (TDP/TDN) Receive Differential Pair (RDP/RDN)
Magnetics System Bus Interface
Figure 2. 82562GT PLC 10/100 Mbps Ethernet Solution
2.1.1
Reset/Synchronize Operations
The Reset/Synchronize signal used by the LAN Connect Interface is driven by the ICHx integrated LAN device. It has two functions:
* Synchronize. When this pin is activated synchronously for only one LAN connect clock, it is
used for synchronization between the ICHx integrated LAN and PHY on LAN connect word boundaries.
* Reset. When this pin is asserted beyond one LAN connect clock, the 82562GT uses this signal
as a reset signal. To ensure a reset of the 82562GT, the reset should remain active for at least 500 s.
2.1.2
Reset Considerations
When the 82562GT Reset signal (JRSTSYNC) is asserted for at least 500 s, all internal circuits are reset. The 82562GT can also be reset by setting the MII register Reset bit equal to 1 (Register 0, bit 15). The 82562GT filters out JRSTSYNC pulses with a width of less than 200 ns to distinguish between a reset and synchronize pulse. Again, the Reset signal should be longer than 500 s to reset the 82562GT.
Datasheet
3
82562GT -- Networking Silicon
2.1.3
LAN Connect Clock Operations
The 82562GT drives the Platform LAN Connect clock (JCLK) at one of two possible frequencies depending upon its operation speed. When the 82562GT is in 100BASE-TX mode it drives JCLK at 50 MHz. When the 82562GT is in 10BASE-T mode it drives JCLK at 5 MHz. The LAN Connect clock does not stop during normal operation under any conditions. In reduced power mode, the 82562GT drives JCLK at 5 MHz, which is required for proper filtering of incoming packets for applications such as Wake on LAN (WoL).
2.2
Hardware Configuration
Four pins, Test Enable (TESTEN), Test Clock (ISOL_TCK), Test Input (ISOL_TI), and Test Execute (ISOL_EXEC), define the general operation of the 82562GT. Table 1 lists the pin settings for the different modes of operation.
Table 1.
82562GT Hardware Configuration
TESTEN ISOL _TCK ISOL _TI ISOL_ EXEC Mode 82562G family Mode 0: * LEDs are 82562E-compatible ("A" configuration) 0 0 0 0 * LAN_DISABLE# pin is used as ADV10 (auto-negotiation advertise 10M only) Alternative Mode: drop-in replacement for existing 82562Ebased designs 82562G family Mode 1: * LEDs are in configuration B 0 0 1 1 * LAN_DISABLE# pin is single pin LAN disable (tri-state and full power down function) Isolate Testing Mode XOR Tree 82562G family Mode 2: 1 0 0 1 Same as 0011 except that LEDs are in configuration C 82562G family Mode 3: 1 0 1 1 Same as 0011 except enhance Tx rise and fall times. 82562G family Mode 4: 1 1 0 0 Same as 1001 except Enhance Tx rise and fall times. Board testing plus tri-state. The ISOL_TCK and ISOL_TI pins have 10 K internal pull-down resistors and should not be connected for Mode 2 (refer to Table 2). The ISOL_TCK pin has an internal 10 K pull-down resistor and should not be connected for Mode 3. The ISOL_TI and ISOL_EXEC pins have internal 10 K pulldown resistors and should not be connected for Mode 4. The ISOL_TCK pin has an internal 10 K pull-down resistor and should not be connected for Mode 1 (refer to Table 2). Tri-state and power down. Comments The ISOL_TCK, ISOL_TCI, and ISOL_EXEC, and ADV10/ LAN_DISABLE# pins have internal 10 K pull-down resistors and should not be connected for Mode 0 (refer to Table 2). For the alternative 82562E drop-in replacement mode, pins may optionally be used as a LAN disable.
0 1 1
1 0 0
1 1 0
1 0 0
4
Datasheet
Networking Silicon -- 82562GT
Table 1.
82562GT Hardware Configuration
TESTEN ISOL _TCK 1 ISOL _TI 0 ISOL_ EXEC 1 Reserved Mode Comments The ISOL_TI pin has an internal 10 K pull-down resistor and should not be connected. The ISOL_EXEC pin has an internal 10 K pull-down resistor and should not be connected. Tri-state and power down.
1
1 1
1 1
1 1
0 1
Reserved Testing Power-down Mode
NOTE: Combinations not shown in Table 1 are reserved and should not be used.
Table 2.
LED Logic Functionality
Mode/Configuration Configuration A: 82562ET-compatible Configuration B: Intel GbE mode Configuration C: Alternative mode ACTLED# Activity Activity Activity SPDLED# Speed 100 Mb Link and Speed 100 Mb Link and Speed 100 Mb LILED# Asserted if valid link is present at 10 Mb or 100 Mb Asserted if valid link is present at 10 Mb or 100 Mb Link and Speed 10 Mb
Datasheet
5
82562GT -- Networking Silicon
3.0
3.1
Performance Enhancements
New Usage Modes: 1, 2, 3, and 4
82562GT supports several new features that offer design flexibility and reduced BOM cost compared to the 82562ET PLC device. To implement these new features, a board design must include the proper pull-up and/or pull-down strapping resistor options. Refer to the 82562GT/ 82562GZ/82562GX/82562G LAN on Motherboard Design Guide for more information. Table 3 lists the four new modes.
Table 3.
Usage Modes 1, 2, 3, and 4
Mode Mode 0: 82562ET compatible. Mode 1: LED configuration B and singlepin LAN disable. Mode 2: Same as mode 1, except LED configuration C. Mode 3: LED configuration B, Single Pin LAN Disable, and enhanced Tx modea Mode 4: Same as mode 3, except LED configuration C. See table note a.
a.
Benefit No BOM changes necessary for equivalent performance to 82562ET. Usability and reduced BOM cost. Usability and reduced BOM cost. Usability, reduced BOM cost, and stronger Tx drive strength. Refer to Section 3.1.2. Usability, reduced BOM cost, and stronger Tx drive strength. Refer to Section 3.1.2.
Only use this mode if advised to do so by an Intel representative to compensate for board design issues affecting IEEE compliance.
3.1.1
Pin Usage for Modes 1, 2, 3, and 4
To use modes 1, 2, 3, or 4, the following pins need to be reviewed (refer to Table 1):
* * * * * *
ISOL_TCK ISOL_TI ISOL_EX TESTEN ADV10/LAN_DISABLE# and supporting circuits ACTLED#, SPDLED#, and LILED# and supporting circuits
6
Datasheet
Networking Silicon -- 82562GT
3.1.2
Enhanced Tx Mode
The enhanced Tx mode speeds up the rise and fall times of the 100 Mb signal. This was done so the 82562GT can have improved IEEE PHY conformance requirements over a more capacitive Analog Front End (AFE); usually caused by long traces or differential switches that customers use, usually on mobile platforms. However, running an 82562GT device in enhanced mode increases the radiated emissions seen from the LAN solution. The increase in radiated emissions may or may not impact the DUT's ability to pass regulatory requirements, as it will depend largely on the design of the AFE. The enhanced mode should only be used when 100Base-TX rise/fall times cannot be met in the normal 82562GT mode. Consult an Intel representative if you are considering using this mode.
3.2
Management Data Interface MDI/MDI-X
MDI/MDI-X provides the ability to automatically detect the required cable connection type and configure the controller-side MAU to the cable type. MDI/MDI-X effectively allows all properly wired Ethernet cables usable with any Ethernet device to be connected to the 82562GT without any additional external logic. MDI/MDI-X enables auto-correction of incorrect cabling with respect to cross-over versus straight-through cables. The 82562GT can identify the cable connection type and adjust its MDI port to the cable by switching between the TD and RD pairs. The auto-switching is done prior to the start of the hardware auto negotiation algorithm. In a standard straight-through RJ-45 port configuration, the transmit pair is on contacts 1 and 2, and the receive pair on contacts 3 and 6. These are defined by Clause 23.7.1 of the IEEE 802.3u standard. Table 4 lists the connections for both straight-through and cross-over RJ-45 ports for comparison. Table 4. RJ-45 Connections
RJ-45 Contact 1 2 3 4 5 6 7 8
a. b.
Straight-Through MDI Signala TD+ TDRD+ Not Used Not Used RDNot Used Not Used
Cross-Over MDIX Signalb RD+ RDTD+ Not Used Not Used TDNot Used Not Used
Straight-through connections used on Data Terminal Equipment (DTE) applications. Cross-over connections used on Hub and Switch applications.
Datasheet
7
82562GT -- Networking Silicon
Note:
This page intentionally left blank.
8
Datasheet
Networking Silicon -- 82562GT
4.0
4.1
82562GT Signal Descriptions
Signal Type Definitions
Type I O I/O MLT B DPS APS Name Input Output Input/Output Multi-level analog I/O Bias Digital Power Supply Input pin to the 82562GT. Output pin from the 82562GT. Multiplexed input and output pin to and from the 82562GT. Multi-level analog pin used for input and output. Bias pin used for ground connection through a resistor or an external voltage reference. Digital power or ground pin for the 82562GT. Description
Analog Power Analog power or ground pin for the 82562GT. Supply
4.2
Twisted Pair Ethernet (TPE) Pins
Pin Name TDP TDN Pin Number 10 11 Type MLT Description Transmit Differential Pair. The transmit differential pair sends serial bit streams to the unshielded twisted pair (UTP) cable. The differential pair is a two-level signal in 10BASE-T (Manchester) mode and a three-level signal in 100BASE-TX mode (MLT-3). These signals directly interface with the isolation transformer. Receive Differential Pair. The receive differential pair receive the serial bit stream from an unshielded twisted pair (UTP) cable. The differential pair is a two-level signal in 10BASE-T mode (Manchester) or a three-level signal in 100BASE-TX mode (MLT-3). These signals directly interface with an isolation transformer.
RDP RDN
15 16
MLT
4.3
External Bias Pins
Pin Name RBIAS10 RBIAS100 Pin Number 4 5 B B Type Description Reference Bias Resistor (100 Mbps). This pin should be connected to a pull-down resistor.a Reference Bias Resistor (10 Mbps). This pin should be connected to a pull-down resistor.a
a. Based on some board designs, RBIAS100 and RBIAS10 values may need to be increased/decreased to compensate for high/ low MDI transmit amplitude. See the 82562G/GT and 82562ET/EM LAN on Motherboard Design Guide for more information.
Datasheet
9
82562GT -- Networking Silicon
4.4
Clock Pins
Pin Name X1 Pin Number 46 I Type Description Crystal Input Clock. X1 and X2 can be driven by an external 25 MHz crystal of 30 PPM. Otherwise, X1 is driven by an external metal-oxide semiconductor (MOS) level 25 MHz oscillator when X2 is left floating. Crystal Output Clock. X1 and X2 can be driven by an external 25 MHz crystal of 30 PPM.
X2
47
O
4.5
Platform LAN Connect Interface Pins
Pin Name JCLK Pin Number 39 Type O Description LAN Connect Clock. The LAN Connect Clock is driven by the 82562GT on two frequencies depending on operation speed. When the 82562GT is in 100BASE-TX mode, JCLK drives a 50 MHz clock. Otherwise, JCLK drives a 5 MHz clock for 10BASE-T. The JCLK does not stop during normal operation. Reset/Synchronize. This is a multiplexed pin and is driven by the Media Access Control (MAC) layer device. Its functions are: * Reset. When this pin is asserted beyond one LAN Connect clock period, the 82562GT uses this signal Reset. To ensure reset of the 82562GT, the Reset signal should remain active for at least 500 s. Synchronize. When this pin is activated synchronously, for only one LAN Connect clock period, it is used to synchronize the MAC and PHY on LAN Connect word boundaries.
JRSTSYNC
42
I
*
JTXD[2:0]
45, 44, 43
I
LAN Connect Transmit Data. The LAN Connect transmit pins are used to transfer data from the MAC device to the 82562GT. These pins are used to move transmitted data and real time control and management data. They also transmit out of band control data from the MAC to the PHY. The pins should be fully synchronous to JCLK. LAN Connect Receive Data. The LAN Connect receive pins are used to transfer data from the 82562GT to the MAC device. These pins are used to move received data and real time control and management data. They also move out of band control data from the PHY to the MAC. These pins are synchronous to JCLK.
JRXD[2:0]
37, 35, 34
O
10
Datasheet
Networking Silicon -- 82562GT
4.6
LED Pins
Pin Name LILED# ACTLED# Type O O Description Link Integrity LED. The LILED# signal has three logic modes. The LED configurations are listed in Table 2, "LED Logic Functionality". Activity LED. The LED is active low and the Activity LED signal indicates either receive or transmit activity. When no activity is present, the LED is off. The Activity LED will flicker when activity is present. The flicker rate depends on the activity load. If Address Matching mode is enabled by the MAC, this pin will also indicate address match events on previously received frames. SPDLED# O Speed LED. The SPDLED# signal has three logic modes. The LED configurations are listed in Table 2, "LED Logic Functionality".
4.7
Miscellaneous Control Pins
Pin Name ADV10/ LAN_DISABLE# I Type Description Advertise 10 Mbps Only. The Advertise 10 Mbps Only signal is asserted high, and the 82562GT advertises only 10BASE-T technology during Auto-Negotiation processes in this state. Otherwise, the 82562GT advertises all of its technologies. Note: ADV10 has an internal 10 K pull-down resistor. LAN Disable in 82562G Mode. In the 82562G operating mode, this pin is used as a LAN disable signal. When it is driven low, the device is fully powered down. ISOL_TCK I Test Clock. The Test Clock signal sets the device into asynchronous test mode in conjunction with the Test Input, Test Execute and Test Enable pins (refer to Table 1, "82562GT Hardware Configuration"). In the manufacturing test mode, it acts as the test clock. Note: ISOL_TCK has an internal 10 K pull-down resistor. ISOL_TI I Test Input. The Test Input signal sets the device into asynchronous test mode in conjunction with the Test Clock, Test Execute and Test Enable pins (refer to Table 1, "82562GT Hardware Configuration"). In the manufacturing test mode, it acts as the test data input pin. Note: ISOL_TI has an internal 10 K pull-down resistor. ISOL_EXEC I Test Execute. The Test Execute signal sets the device into asynchronous test mode in conjunction with the Test Clock, Test Input, and Test Enable pins (refer to Table 1, "82562GT Hardware Configuration"). In the manufacturing test mode, it places the command that was entered through the TI pin in the instruction register. Note: ISOL_EXEC has an internal 10 K pull-down resistor. TOUT TESTEN O I Test Output. The Test Output pin is used for Boundary XOR scan output. In the manufacturing test mode, it acts as the test output port. Test Enable. The Test Enable pin is used to enable test mode and should be externally pulled up to VCC using a 200 resistor to allow XOR Tree test mode.
Datasheet
11
82562GT -- Networking Silicon
4.8
Power and Ground Connections
Pin Name VCC VCCP VCCA VCCA2 VCCT VSS VSSP VSSA VSSA2 VCCR VSSR Pin Number 1, 25 36, 40 2, 7, 9, 12, 14, 17 8, 13, 18 DPS 24, 48 33, 38 3 6 19, 23 20, 22 APS APS Analog Power. Analog Ground. These pins should not be isolated from the main digital. Digital Ground. These pins should be connected to the main digital ground. Type DPS Description Digital 3.3 V Power. These pins should be connected to the main digital power supply.
12
Datasheet
Networking Silicon -- 82562GT
5.0
Physical Layer Interface Functionality
The 82562GT supports a direct glueless interface to all components that comply with the LAN Connect specification.
5.1
5.1.1
100BASE-TX Mode
100BASE-TX Transmit Blocks
The transmit subsection of the 82562GT accepts 3 bit wide data from the LAN Connect unit. Another subsection passes data unconditionally to the 4B/5B encoder. The 4B/5B encoder accepts nibble-wide data (4 bits) from the CSMA unit and compiles it into 5bit-wide parallel symbols. These symbols are scrambled and serialized into a 125 Mbps bit stream, converted by the analog transmit driver into a MLT-3 waveform format, and transmitted onto the Unshielded Twisted Pair (UTP) or Shielded Twisted Pair (STP) wire.
5.1.1.1
100BASE-TX 4B/5B Encoder
The 4B/5B encoder complies with the IEEE 802.3u 100BASE-TX standard. Four bits are encoded according to the transmit 4B/5B lookup table. The lookup table matches a 5-bit code to each 4-bit code. Table 5 lists the 4B/5B encoding scheme associated with the given symbol.
Table 5.
4B/5B Encoder
Symbol 0 1 2 3 4 5 6 7 8 9 A B C D E F I 5B Symbol Code 11110 01001 10100 10101 01010 01011 01110 01111 10010 10011 10110 10111 11010 11011 11100 11101 11111 4B Nibble Code 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Inter Packet Idle Symbol (No 4B)
Datasheet
13
82562GT -- Networking Silicon
Symbol J K T R V V V V H V V V V V V
5B Symbol Code 11000 10001 01101 00111 00000 00001 00010 00011 00100 00101 00110 01000 01100 10000 11001
4B Nibble Code 1st Start of Packet Symbol 0101 2nd Start of Packet Symbol 0101 1st End of Packet Symbol 2nd End of Packet Symbol and Flow Control INVALID INVALID INVALID INVALID INVALID INVALID INVALID INVALID INVALID Flow Control S INVALID
5.1.1.2
100BASE-TX Scrambler and MLT-3 Encoder
Data is scrambled in 100BASE-TX in order to reduce electromagnetic emissions during long transmissions of high-frequency data codes. The scrambler logic accepts 5 bits from the 4B/5B encoder block and presents the scrambled data to the MLT-3 encoder. The 82562GT implements the 11-bit stream cipher scrambler as adopted by the ANSI XT3T9.5 committee for UTP operation. The cipher equation used is: X[n] = X[n-11] + X[n-9] (mod 2) The MLT-3 encoder receives the scrambled Non-Return to Zero (NRZ) data stream from the scrambler and encodes the stream into MLT-3 for presentation to the driver. MLT-3 is similar to NRZ1 coding, but three levels are output instead of two. The three output levels are positive, negative and zero. When an NRZ "0" arrives at the input of the encoder, the last output level is maintained (either positive, negative or zero). When an NRZ "1" arrives at the input of the encoder, the output steps to the next level. The order of steps is negative-zero-positive-zero which continues periodically. Refer to IEEE 802.3 Specification for details.
5.1.1.3
100BASE-TX Transmit Framing
The 82562GT does not differentiate between the fields of the MAC frame containing preamble, start of frame delimiter, data and Cyclic Redundancy Check (CRC). The 82562GT encodes the first byte of the preamble as the "JK" symbol, encodes all other pieces of data according to the 4B/5B lookup table, and adds the "TR" code after the end of the packet. The 82562GT scrambles and serializes the data into a 125 Mbps stream, encodes it as MLT-3, and drives it onto the wire.
14
Datasheet
Networking Silicon -- 82562GT
5.1.1.4
Transmit Driver
The transmit differential lines are implemented with a digital slope controlled current driver that meets Twisted Pair Physical Media Device (TP-PMD) specifications. Current is sunk from the isolation transformer by the transmit differential pins. The conceptual transmit differential waveform for 100 Mbps is illustrated in Figure 3.
Figure 3. Conceptual Transmit Differential Waveform
The magnetics module external to the 82562GT converts ITDP and ITDN to 2.0 VPP, as required by the TP-PMD specification. The same magnetics used for 100BASE-TX mode can also work in 10BASE-T mode.
5.1.2
100BASE-TX Receive Blocks
The receive subsection of the 82562GT accepts 100BASE-TX MLT-3 data on the receive differential pair. Due to the advanced digital signal processing design techniques employed, the 82562GT accurately receives valid data from Category 5 (CAT5) UTP and Type 1 STP cables of length well in excess of 100 meters.
5.1.2.1
Adaptive Equalizer
The distorted MLT-3 signal at the end of the wire is restored by the equalizer. The equalizer performs adaptation based on the shape of the received signal, equalizing the signal to meet superior data dependent jitter performance.
5.1.2.2
Receive Clock and Data Recovery
The clock recovery circuit uses advanced digital signal processing technology to compensate for various signal jitter causes. The circuit recovers the 125 MHz clock and data and presents the data to the MLT-3 decoder.
5.1.2.3
MLT-3 Decoder, Descrambler, and Receive Digital Section
The 82562GT first decodes the MLT-3 data, and then the descrambler reproduces the 5B symbols originated in the transmitter. The descrambling is based on synchronization to the transmission of the 11-bit Linear Feedback Shift Register (LFSR) during an idle phase. The data is decoded at the 4B/5B decoder. After the 4B symbols are obtained, the 82562GT outputs the receive data to the CSMA unit.
Datasheet
15
82562GT -- Networking Silicon
In 100BASE-TX mode, the 82562GT can detect errors in receive data in a number of ways. Any of the following conditions is considered an error:
* * * *
Link integrity fails in the middle of frame reception. The start of stream delimiter "JK" symbol is not fully detected after idle. An invalid symbol is detected at the 4B/5B decoder. Idle is detected in the middle of a frame (before "TR" is detected).
5.2
5.2.1
5.2.1.1
10BASE-T Mode
10BASE-T Transmit Blocks
10BASE-T Manchester Encoder
After the 2.5 MHz clocked data is serialized in a 10 Mbps serial stream, the 20 MHz clock performs the Manchester encoding. The Manchester code always has a mid-bit transition. The boundary transition occurs only when the data is the same from bit to bit. For example, if the value is 11b, then the change is from low to high within the boundary.
5.2.1.2
10BASE-T Driver and Filter
Since 10BASE-T and 100BASE-TX have different filtration needs, both filters are implemented inside the chip. The 82562GT supports both technologies through one pair of transmit differential pins and by externally sharing the same magnetics. In 10 Mbps mode the line drivers use a pre-distortion algorithm to improve jitter tolerance. The line drivers reduce their drive level during the second half of "wide" (100 ns) Manchester pulses and maintain a full drive level during all narrow (50 ns) pulses and the first half of the wide pulses. This reduces line overcharging during wide pulses, a major source of jitter.
5.2.2
5.2.2.1
10BASE-T Receive Blocks
10BASE-T Manchester Decoder
The 82562GT performs Manchester decoding and timing recovery in 10BASE-T mode. The Manchester encoded data stream is decoded from the receive differential pair. This data is transferred to the controller at 2.5 MHz/nibble. The high-performance circuitry of the 82562GT exceeds the IEEE 802.3 jitter requirements.
5.2.2.2
10BASE-T Twisted Pair Ethernet (TPE) Receive Buffer and Filter
In 10 Mbps mode, data is expected to be received on the receive differential pair after passing through isolation transformers. The filter is implemented inside the 82562GT for supporting single magnetics that are shared with the 100BASE-TX side. The input differential voltage range for the Twisted Pair Ethernet (TPE) receiver is greater than 585 mV and less than 3.1 V. The TPE receive buffer distinguishes valid receive data, link test pulses, and the idle condition, according to the requirements of the 10BASE-T standard. The following line activity is determined to be inactive and is rejected as invalid data:
16
Datasheet
Networking Silicon -- 82562GT
* Differential pulses of peak magnitude less than 300 mV. * Continuous sinusoids with a differential amplitude less than 6.2 VPP and frequency less than 2
MHz.
* Sine waves of a single cycle duration starting with 0 or 180 phase that have a differential
amplitude less than 6.2 VPP and a frequency of at least 2 MHz and not more than 16 MHz. These single-cycle sine waves are discarded only if they are preceded by 4 bit times (400 ns) of silence. All other activity is determined to be either data, link test pulses, Auto-Negotiation fast link pulses, or the idle condition.
5.3
Analog References
The 82562GT has two inputs, RBIAS100 and RBIAS10, that require external resistor connections to set biases for its internal analog section. The input pins are sensitive to the resistor value and experimentation is required to determine the correct values for any given layout. Note that the values listed in Figure 4 are starting values. Also, resistors of 1% tolerance should be used.
Figure 4. Analog References
82562
549 1% 619 1% 619 1%
649 1%
RBIAS10 RBIAS100
5.4
Dynamic Reduced Power & Auto Plugging Detection
The 82562GT can be configured to support a dynamic reduced power mode. This mode reduces power consumption of the 82562GT when LAN activity is not present. The reduced power mode decreases power consumption from 300 mW to about 50 mW and is based on automatic detection of cable plugging. If the 82562GT is configured to support dynamic power reduction, it enters the reduced power mode whenever a cable is not connected to the device. In reduced power mode, the 82562GT shuts off the link circuits, except the circuit used for the automatic plugging detection. On the LAN Connect side, the entire interface remains active, including full access to all Media Independent Interface (MII) registers. In this mode, the 82562GT switches to the 10 Mbps speed interface (5 MHz for LAN Connect). Thus, the reduced power mode is fully transparent to driver.
Datasheet
17
82562GT -- Networking Silicon
5.4.1
Auto Plugging Detection
The 82562GT senses the link all the time. If it detects loss of any link activity for more than 6.6 seconds, it indicates to the Media Access Controller (MAC) an "unplugged state" by resetting the SQL LAN Connect control bit. If the 82562GT is in reduced power mode and link activity is detected, the 82562GT notifies the MAC (in less than 1 second) that it is in a "plugged state" by setting the SQL LAN Connect control bit. Link activity detection is based on energy detection.
5.4.2
Dynamic Reduced Power
The 82562GT can be configured to support dynamic reduced power. In the dynamic reduced power mode, the 82562GT transitions to reduced power mode when an unplugged state is detected. The 82562GT only returns to full power if the reduced power bit on the LAN Connect is reset and a plugged state is detected. However, if the 82562GT is not configured to support dynamic reduced power, the 82562GT operates according to the LAN Connect power-down bit (in other words, the 82562GT operates in reduced power mode only if the LAN Connect power-down bit is set).
5.4.3
Configuration
The dynamic reduced power mode is configured through bit 13 of register 16. The default value is disabled (0). The status of the 82562GT is read through bits 10:9 of register 16. When the 82562GT is in reduced power mode, these two bits are set to 1b.
Table 6.
Register 16 (10 Hexadecimal): PLC Status, Control and Address Data
Bit 13 Name Dynamic Reduced Power Down Description 0 = Automatic reduced power down enabled 1 = Automatic reduced power down disabled (default) 10 100BASE-TX Power Down The 100BASE-TX Power Down bit indicates the power state. 0 = Normal operation (default) 1 = Power down 9 10BASE-T Power Down The 10BASE-T Power Down bit indicates the power state. 0 = Normal operation (default) 1 = Power down Read Only Read Only Read/Write Read/Write
The 82562GT PLC can enter a reduced power state manually through bit 11 of register 0. This bit is ORed with the LAN Connect power down bit, which enables the 82562GT to enter a reduced power state. Table 7. Register 0: Control Data
Bit 11 Name Reduced Power Down Description 0 = Reduced power down disabled (normal operation; default) 1 = Reduced power down enabled Read/Write Read/Write
18
Datasheet
Networking Silicon -- 82562GT
6.0
Platform LAN Connect Registers
The following sections describe PHY registers that are accessible through the LAN Connect management frame protocol. Acronyms mentioned in the registers are defined as follows: SC: Self cleared. RO: Read only. RW: Read/Write. E: EEPROM setting affects content. LL: Latch low. LH: Latch high.
6.1
6.1.1
Medium Dependent Interface (MDI) Registers 0 through 7
Register 0: Control Register Bit Definitions
Bit(s) 15 Reset Name Description This bit sets the status and control register of the PHY to their default states and is self-clearing. The PHY returns a value of one until the reset process has completed and accepts a read or write transaction. 0 = Normal operation 1 = PHY Reset 14 Loopback This bit enables loopback of transmit data nibbles to the receive data path. The PHY receive circuitry is isolated from the network. Note that this may cause the descrambler to lose synchronization and produce 560 ns of "dead time." Note also that the loopback configuration bit takes priority over the Loopback MDI bit. 0 = Loopback disabled (normal operation) 1 = Loopback enabled 13 Speed Selection This bit is valid on read and controls speed when AutoNegotiation is disabled. 0 = 10 Mbps 1 = 100 Mbps 12 Auto-Negotiation Enable This bit enables Auto-Negotiation. Bits 13 and 8, Speed Selection and Duplex Mode, respectively, are ignored when Auto-Negotiation is enabled. 0 = Auto-Negotiation disabled 1 = Auto-Negotiation enabled 11 Reduced Power Down This bit sets the PHY into a low power mode. 0 = Power down disabled (normal operation) 1 = Power down enabled 0 RW 1 RW 1 RW 0 RW Default 0 R/W RW SC
Datasheet
19
82562GT -- Networking Silicon
Bit(s) 10
Name Isolate
Description This bit allows the PHY to isolate the medium independent interface. The PHY is disconnected from the LAN Connect block on both the transmit and receive side. 0 = Normal operation 1 = Isolates internal medium independent interface
Default 0
R/W RW
9
Restart AutoNegotiation
This bit restarts the Auto-Negotiation process and is selfclearing. 0 = Normal operation 1 = Restart Auto-Negotiation process
0
RW SC
8
Duplex Mode
This bit controls the duplex mode when Auto-Negotiation is disabled. When Auto-Negotiation is enabled this bit is read only and always equals 1b. When the PHY is placed in Loopback mode, the behavior of the PHY shall not be affected by the status of this bit. 0 = Half Duplex 1 = Full Duplex
0
RW/ RO
7
Collision Test
This bit is not used in the 82562GT and has a default value of 1b. (If it is used in other devices, it forces a collision in response to the assertion of the transmit enable signal.) These bits are reserved and should be set to 0b.
1
RW
6:0
Reserved
0
RW
6.1.2
Register 1: Status Register Bit Definitions
Bit(s) 15 14 Name Reserved 100BASE-TX Full-duplex Description This bit is reserved and should be set to 0b. This bit enables 100BASE-TX full-duplex operation and is dependent on ADV10. If ADV10 is active, the default value is 0. 0 = PHY unable to perform full-duplex 100BASE-TX 1 = PHY able to perform full-duplex 100BASE-TX 13 100 Mbps Halfduplex This bit enables 100BASE-TX half-duplex operation and is dependent on ADV10. If ADV10 is active, the default value is 0. 0 = PHY unable to perform half-duplex 100BASE-TX 1 = PHY able to perform half-duplex 100BASE-TX 12 10 Mbps Fullduplex This bit enables 10BASE-T full duplex operation. 0 = PHY unable to perform full-duplex 10BASE-T 1 = PHY able to perform full-duplex 10BASE-T 11 10 Mbps Halfduplex This bit enables 10BASE-T half-duplex operation. 0 = PHY unable to perform half-duplex 10BASE-T 1 = PHY able to perform half-duplex 10BASE-T 10:7 Reserved These bits are reserved and should be set to 0b. 0 RO 1 RO 1 RO 1 RO Default 0 1 R/W RO RO
20
Datasheet
Networking Silicon -- 82562GT
Bit(s) 6
Name Management Frames Preamble Suppression
Description This bit allows the 82562GT to receive management frames with suppressed preamble. 0 = PHY will not accept management frames with preamble suppressed 1 = PHY will accept management frames with preamble suppressed
Default 0
R/W RO
5
Auto-Negotiation Complete
This bit reflects status of the Auto-Negotiation process. 0 = Auto-Negotiation process has not completed 1 = Auto-Negotiation process completed
0
RO
4 3
Remote Fault Auto-Negotiation Ability
0 = No remote fault condition detected 1 = Remote fault condition detected This bit reflects the PHY's Auto-Negotiation ability status. 0 = PHY is unable to perform Auto-Negotiation 1 = PHY is able to perform Auto-Negotiation
0 1
RO RO
2
Link Status
This bit reflects link status. 0 = Invalid link detected 1 = Valid link established
0
RO LL
1
Jabber Detect
This bit is used only in 10BASE-T mode. 0 = No jabber condition detected 1 = Jabber condition detected
0
RO LH
0
Extended Capability
This bit enables the extended register capabilities. 0 = Extended register capabilities disabled 1 = Extended register capabilities enabled
1
RO
6.1.3
Register 2: PHY Identifier Register Bit Definitions
Bit(s) 15:0 Name PHY ID (high byte) Description Value: 02A8 hexadecimal Default -R/W RO
6.1.4
Register 3: PHY Identifier Register Bit Definitions
Bit(s) 15:0 15:0 Name PHY ID (low byte) PHY ID (low byte) Description Value: 0330 hexadecimal for 82562GT PLC (and 82562GZ) Value: 0310 hexadecimal for 82562G Default --R/W RO RO
Datasheet
21
82562GT -- Networking Silicon
6.1.5
Register 4: Auto-Negotiation Advertisement Register Bit Definitions
Bit(s) 15 14 13 12:5 Name Next Page Reserved Remote Fault Technology Ability Field Selector Field Description This bit is a constant 0, transmit primary capability data page. This bit is reserved and should be set to 0b. 0 = No remote fault 1 = Indicate link partner's remote fault Technology Ability Field is an 8-bit field containing information indicating supported technologies specific to the selector field value. The Selector Field is a 5-bit field identifying the type of message to be sent by Auto-Negotiation. This field is read only and contains a value of 00001b, IEEE Standard 802.3. 00101111 RW Default 0 0 0 R/W RO RO RW
4:0
00001
RO
6.1.6
Register 5: Auto-Negotiation Link Partner Ability Register Bit Definitions
Bit(s) 15 14 Name Next Page Acknowledge Description This bit reflects the PHY's link partner's Next Page ability. This bit is used to indicate that the 82562GT has successfully received its link partner's AutoNegotiation advertising ability. This bit reflects the PHY's link partner's Remote Fault condition. This bit reflects the PHY's link partner's Technology Ability Field. This bit reflects the PHY's link partner's Selector Field. Default --R/W RO RO
13 12:5 4:0
Remote Fault Technology Ability Field Selector Field
----
RO RO RO
6.1.7
Register 6: Auto-Negotiation Expansion Register Bit Definitions
Bit(s) 15:5 4 Name Reserved Parallel Detection Fault Description These bits are reserved and should be set to 0b. This bit clears itself on read. 0 = No fault detected via parallel detection 1 = Fault detected via parallel detection (multiple link fault occurred) 3 Link Partner Next Page Able 0 = Link Partner is not Next Page able 1 = Link Partner is Next Page able 0 Default 0 0 R/W RO RO SC LH RO
22
Datasheet
Networking Silicon -- 82562GT
Bit(s) 2 1
Name Next Page Able Page Received
Description 0 = 0 = Local drive is not Next Page able 1 = Local drive is Next Page able This bit clears itself on read. 0 = New Page not received 1 = New Page received
Default 0 0
R/W RO RO SC LH
0
Link Partner AutoNegotiation Able
0 = Link Partner is not Auto-Negotiation able 1 = Link Partner is Auto-Negotiation able
0
RO
6.2
MDI Registers 8 through 15
Registers 8 through 15 are reserved for IEEE.
6.3
6.3.1
MDI Registers 16 through 31
Register 16: PHY Status and Control Register Bit Definitions
Bit(s) 15:14 13 Name Reserved Reduced Power Down Disable Description These bits are reserved and should be set to 00b. This bit disables the automatic reduced power down. 0 = Enable automatic reduced power down 1 = Disable automatic reduced power down 12 11 Reserved Receive DeSerializer In-Sync Indication 100BASE-TX Power-Down This bit is reserved and should be set to 0b. This bit indicates status of the 100BASE-TX Receive De-Serializer In-Sync. This bit indicates the power state of 100BASE-TX PHY unit. 0 = Normal operation 1 = Power-down 9 10BASE-T Power-Down This bit indicates the power state of 10BASE-T PHY unit. 0 = Normal operation 1 = Power-Down 8 Polarity This bit indicates 10BASE-T polarity. 0 = Normal polarity 1 = Reverse polarity 7 Reserved This bit is reserved and should be set to 0b. 0 RO -RO 1 RO 0 -RW RO Default 00 1 R/W RW RW
10
1
RO
Datasheet
23
82562GT -- Networking Silicon
Bit(s) 6:2 1
Name PHY Address Speed
Description These bits contain the sampled PHY address. This bit indicates the Auto-Negotiation result. 0 = 10 Mbps 1 = 100 Mbps
Default ---
R/W RO RO
0
Duplex Mode
This bit indicates the Auto-Negotiation result. 0 = Half-duplex 1 = Full-duplex
--
RO
6.3.2
Register 17: PHY Unit Special Control Bit Definitions
Bit(s) 15 14 13 12 11 10 9 Name Scrambler Bypass By-pass 4B/5B Description 0 = Normal operations 1 = By-pass scrambler 0 = Normal operation 1 = 4 bit to 5 bit by-pass Force Transmit H- 0 = Normal operation Pattern 1 = Force transmit H-pattern Force 34 Transmit Pattern Valid Link Symbol Error Enable Carrier Sense Disable 0 = Normal operation 1 = Force 34 transmit pattern 0 = Normal operation 1 = 100BASE-TX valid link 0 = Normal operation 1 = Symbol error output is enabled This bit controls the receive 100 carrier sense disable function. 0 = Carrier sense enabled 1 = Carrier sense disabled 8 7 6 5 4 3 Disable Dynamic Power-Down Auto-Negotiation Loopback MDI Tri-State Force Polarity Auto Polarity Disable Squelch Disable 0 = Dynamic Power-Down enabled 1 = Dynamic Power-Down disabled 0 = Auto-Negotiation normal mode 1 = Auto-Negotiation loopback 0 = Normal operation 1 = MDI Tri-state (transmit driver tri-states) 0 = Normal polarity 1 = Reversed polarity 0 = Normal polarity operation 1 = Auto Polarity disabled 0 = Normal squelch operation 1 = 10BASE-T squelch test disable 0 RW 0 RW 0 RW 0 RW 0 RW 0 RW 0 RW 0 RW 0 RW 0 0 RW RW 0 RW Default 0 R/W RW
24
Datasheet
Networking Silicon -- 82562GT
Bit(s) 2 1 0
Name Extended Squelch Link Integrity Disable Jabber Function Disable
Description 1 = 10BASE-T Extended Squelch control enabled 0 = 10BASE-T Extended Squelch control disabled 0 = Normal Link Integrity operation 1 = Link disabled 0 = Normal Jabber operation 1 = Jabber disabled
Default 0 0 0
R/W RW RW RW
6.3.3
Register 18: Reserved
Bit(s) 15:0 Name Reserved Description These bits are reserved and should be set to a constant 0b. Default 0 R/W RO
6.3.4
Register 19: 100BASE-TX Receive False Carrier Counter Bit Definitions
Bit(s) 15:0 Name Receive False Carrier Description These bits are used for the false carrier counter. Default -R/W RO SC
6.3.5
Register 20: 100BASE-TX Receive Disconnect Counter Bit Definitions
Bit(s) 15:0 Name Disconnect Event Description This field contains a 16-bit counter that increments for each disconnect event. The counter stops when it is full and self-clears on read Default -R/W RO SC
6.3.6
Register 21: 100BASE-TX Receive Error Frame Counter Bit Definitions
Bit(s) 15:0 Name Receive Error Frame Description This field contains a 16-bit counter that increments once per frame for any receive error condition (such as a symbol error or premature end of frame) in that frame. The counter stops when it is full and self-clears on read. Default -R/W RO SC
Datasheet
25
82562GT -- Networking Silicon
6.3.7
Register 22: Receive Symbol Error Counter Bit Definitions
Bit(s) 15:0 Name Symbol Error Counter Description This field contains a 16-bit counter that increments for each symbol error. The counter stops when it is full and self-clears on read. In a frame with a bad symbol, each sequential six bad symbols count as one. Default -R/W RO SC
6.3.8
Register 23: 100BASE-TX Receive Premature End of Frame Error Counter Bit Definitions
Bit(s) 15:0 Name Premature End of Frame Description This field contains a 16-bit counter that increments for each premature end of frame event. The counter stops when it is full and self-clears on read. Default -R/W RO SC
6.3.9
Register 24: 10BASE-T Receive End of Frame Error Counter Bit Definitions
Bit(s) 15:0 Name End of Frame Counter Description This is a 16-bit counter that increments for each end of frame event. The counter stops when it is full and self-clears on read. Default -R/W RO SC
6.3.10
Register 25: 10BASE-T Transmit Jabber Detect Counter Bit Definitions
Bit(s) 15:0 Name Jabber Detect Counter Description This is a 16-bit counter that increments for each jabber detection event. The counter stops when it is full and self-clears on read. Default -R/W RO SC
26
Datasheet
Networking Silicon -- 82562GT
6.3.11
Register 27: PHY Unit Special Control Bit Definitions
Bit(s) 15:6 5 Name Reserved Switch Probe Mapping New mode Description These bits are reserved and should be set to a constant 0. This bit switches the mapping on the LEDs. The LED mapping is described below in bits 2:0, LED Switch Control. This bit should always be set to 0b. If this bit equals 0, the device is in 82562EZ (or 82562ET) mode. If this bit equals 1, the device is in 82562GT (or 82562GZ) mode. 3 100BASE-TX Receive Jabber Disable LED Switch Control This bit enables the carrier sense disconnection while the PHY is in jabber mode at 100 Mbps speed. Value 000 001 010 011 100 101 110 111 ACTLED# Activity Speed Speed Activity Off Off On On LILED# Link Collision Link Collision Off On Off On 0 RW Default 0 0 R/W RO RW
4
RO
2:0
000
RW
6.3.12
Register 28: MDI/MDI-X Control Bit Definitions
Bit(s) 15:8 7 Name Reserved Auto Switch Enable Description These bits are reserved and should be set to a constant 0. Enables the MDI/MDI-X feature (writing to this bit overwrites the default value). 1 = Enabled. 0 = Disabled. 6 Switch Manual switch (valid only if bit 7 is set to 0). 1 = Forces the port to be MDI-X (cross-over). 0 = Forces the port to be MDI (straight-through). 0 RW Default 0 0 R/W RW RW
Datasheet
27
82562GT -- Networking Silicon
Bit(s) 5
Name Status
Description Indicates the state of the MDI pair. 1 = MDI-X (cross-over). 0 = MDI (straight-through).
Default 0
R/W RO
4
Auto Switch Complete
Indicates when the correct configuration is achieved. 1 = Resolution algorithm has completed. 0 = Resolution algorithm has not completed.
0
RO
3:0
Resolution Timer
Defines the minimum slot time the algorithm uses in order to switch between one configuration or another. 0000 = 80 ms. 1111 = 105 ms.
0000
RW
Note:
This page intentionally left blank.
28
Datasheet
Networking Silicon -- 82562GT
7.0
82562GT Test Port Functionality
The 82562GT's XOR Tree Test Access Port (TAP) is the access point for test data to and from the device. The port provides the ability to perform basic production level testing.
7.1
Asynchronous Test Mode
An asynchronous test mode is supported for system level design use. The modes are selected through the use of the Test Port input pins (TESTEN, ISOL_TCK, ISOL_TI and ISOL_EXEC) in static combinations. During normal operation the test pins must be pulled down through a resistor (pulling Test high enables the test mode). All other port inputs may have a pull-down at the designers discretion.
7.2
Test Function Description
The 82562GT TAP mode supports several tests that can be used in board level design. These tests can help verify basic functionality and test the integrity of solder connections on the board. The tests are described in the following sections. The XOR Tree test mode is the most useful of the asynchronous test modes. It enables the placement of the 82562GT to be validated at board test. The XOR Tree was chosen for its speed advantages. Modern Automated Test Equipment (ATE) can perform a complete peripheral scan without support at the board level. This command connects all output signals of the input buffers in the device periphery into an XOR Tree scheme. All output drivers of the output-buffers, except the test output (TOUT) pin, are put into high-Z mode. These pins are driven to affect the tree's output. Any hard strapped pins will prevent the tester from scanning correctly. The XOR Tree test mode is obtained by placing the test pins in the following configuration (refer to Table 8): TESTEN = 1 ISOL_TCK = 0 ISOL_TI = 0 ISOL_EXEC = 0. Table 8. XOR Tree Chain Order
Chain Order 1 2 3 4 5 6 7 8 9 10 JTXD2 JTXD1 JTXD0 JRSTSYNC ADV10 (LAN_DISABLE#) JCLK JRXD2 JRXD1 JRXD0 ACTLED# Chain
Datasheet
29
82562GT -- Networking Silicon
Table 8.
XOR Tree Chain Order
Chain Order 11 12 SPDLED# LILED# Chain
XOR Tree Output TOUT
The following pins are not included in the XOR Tree chain: X1, ISOL_TCK, ISOL_EXEC, ISOL_TI and TESTEN.
30
Datasheet
Networking Silicon -- 82562GT
8.0
8.1
Electrical and Timing Specifications
Absolute Maximum Ratings
Maximum ratings are listed below: Case Temperature under Stress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 C to 135 C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-65 C to 150 C Supply Voltage with respect to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 3.45 V Output Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.50 V to 3.45 V Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC to 3.45 V Stresses above the listed absolute maximum ratings may cause permanent damage to the 82562GT device. This is a stress rating only and functional operations of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
8.2
Table 9.
DC Characteristics
General DC Specifications
Symbol VCC T P Parameter Supply Voltage Temperature Power Consumption Minimum/Maximum Case Temperature 10/100 Mbps (transmitter on) Reduced Power Auto-Negotiation Condition Min 3.0 0 300 50 200 Typical 3.3 Max 3.45 85 Units V C mW mW mW Notes
8.2.1
X1 Clock DC Specifications
Table 10. X1 Clock DC Specifications
Symbol VIL VIH IILIH CI Parameter Input Low Voltage Input High Voltage Input Leakage Currents Input Capacitance 0 < VIN < VCC 2.0 10 8 Condition Min Typical Max 0.8 Units V V A pF 1 Notes
NOTES: 1. This characteristic is only characterized, not tested. It is valid for digital pins only.
Datasheet
31
82562GT -- Networking Silicon
8.2.2
LAN Connect Interface DC Specifications
Table 11. LAN Connect Interface DC Specifications
Symbol VCCJ VIL VIH IIL VOL VOH CIN Parameter Input/Output Supply Voltage Input Low Voltage Input High Voltage Input Leakage Current Output Low Voltage Output High Voltage Input Pin Capacitance 0 < VIN < VCCJ IOUT = 1500 A IOUT = -500 A 0.9VCCJ 8 Condition Min 3.0 -0.5 0.6VCCJ Typical Max 3.45 0.3VCCJ VCCJ + 0.5 10 0.1VCCJ Units V V V A V V pF 1 Notes
NOTES: 1. This characteristic is only characterized, not tested. It is valid for digital pins only.
8.2.3
LED DC Specifications
Table 12. LED DC Specifications
Symbol VOLLED VOHLED Parameter Output Low Voltage Output High Voltage Condition IOUT = 10 mA IOUT = -10 mA 2.4 Min Typical Max 0.7 Units V V Notes
8.2.4
10BASE-T Voltage and Current DC Specifications
Table 13. 10BASE-T Transmitter
Symbol VOD10 Parameter Output Differential Peak Voltage Condition RL = 100 Min 2.2 Typical Max 2.8 Units V Notes 1
NOTES:Current is measured between the transmit differential pins (TDP and TDN) at 3.3 V. 1. RL is the resistive load measured across the transmit differential pins, TDP and TDN.
32
Datasheet
Networking Silicon -- 82562GT
Table 14. 10BASE-T Receiver
Symbol RID10 VIDA10 Parameter Input Differential Resistance Input Differential Accept Peak Voltage Input Differential Reject Peak Voltage Input Common Mode Voltage DC 5 MHz f 10 MHz 585 5 MHz f 10 MHz 300 mV 3100 mV Condition Min 10 Typical Max Units K Notes 1
VIDR10
VICM10
VCC/2
V
NOTES: 1. The input differential resistance is measured across the receive differential pins, RDP and RDN.
8.2.5
100BASE-TX Voltage and Current DC Specifications
Table 15. 100BASE-TX Transmitter
Symbol VOD100 Parameter Output Differential Peak Voltage Condition RL = 100 Min 0.95 Typical 1.0 Max 1.05 Units V Notes 1
NOTES:Current is measured between the transmit differential pins (TDP and TDN) at 3.3 V. 1. RL is the resistive load measured across the transmit differential pins, TDP and TDN.
Table 16. 100BASE-TX Receiver
Symbol RID100 VIDA100 Parameter Input Differential Resistance Input Differential Accept Peak Voltage Input Differential Reject Peak Voltage Input Common Mode Voltage VCC/2 DC Condition Min 10 Typical Max Units K Notes 1
500
1200
mV
VIDR100
100
mV
VICM100
V
NOTES: 1. The input differential resistance is measured across the receive differential pins, RDP and RDN.
Datasheet
33
82562GT -- Networking Silicon
8.3
AC Characteristics
Figure 5 defines the conditions for timing measurements. The design must guarantee proper operation for voltage swings and slew rates that exceed the specified test conditions.
Figure 5. AC Test Level Conditions
Input Levels Output Levels
1.4 V
VOH = 2.0 V VOL = 0.8 V
8.3.1
10BASE-T Normal Link Pulse (NLP) Timing Parameters
Table 17. Normal Link Pulse Timing Parameters
Symbol T6 T7 TNLP_WID TNLP_PER Parameter NLP Width NLP Period Condition 10 Mbps 10 Mbps 8 Min Typical 100 16 24 Max Units ns ms Notes
Figure 6. Normal Link Pulse Timings
T7 T6
Normal Link Pulse
34
Datasheet
Networking Silicon -- 82562GT
8.3.2
Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters
Table 18. Fast Link Pulse Timing Parameters
Symbol T8 T9 TFLP_WID TFLP_CLK_CLK Parameter FLP Width (clock and data) Clock Pulse to Clock Pulse Period Clock Pulse to Data Pulse Period Pulses in One Burst Burst Width FLP Burst Period 8 111 Condition Min Typical 100 Max Units ns Notes
125
139
s
T10 T11 T12 T13
TFLP_CLK_DATA TFLP_BUR_NUM TFLP_BUR_WID TFLP_BUR_PER
55.5 17
62.5
69.5 33
s # ms
2 16 24
ms
Figure 7. Fast Link Pulse Timings
T9 T10 T8 Fast Link Pulse Clock Pulse T13 T12 FLP Bursts Data Pulse Clock Pulse
Datasheet
35
82562GT -- Networking Silicon
8.3.3
100BASE-TX Transmitter AC Specifications
Table 19. 100BASE-TX Transmitter Timing Parameters
Symbol T14 TJIT Parameter Condition Min Typical Max 1400 Units ps Notes
TDP/TDN HLS Data Differential Output Peak Jitter
8.3.4
Reset (JRSTSYNC) AC Specifications
Table 20. Reset Timing Parameters
Symbol T58 T59 TRST_WID TPOP_RST Parameter Reset Pulse Width Power-up to Falling Edge of Reset Condition Min 500 Typical Max Units s Notes
1000
s
Figure 8. Reset Timing Parameters
Power Up (Vcc)
T59
RESET
T58
36
Datasheet
Networking Silicon -- 82562GT
9.0
9.1
Package and Pinout Information
Package Information
The 82562GT is a lead-free 48-pin Shrink Small Outline Package (SSOP) that supports leaded and lead-free designs. The Package dimensions are shown in Figure 9. More information on Intel device packaging is available in the Intel Packaging Handbook, which is available from the Intel Literature Center or your local sales office.
Figure 9. Dimension Diagram for the 82562GT PLC 48-pin SSOP
Datasheet
37
82562GT -- Networking Silicon
9.2
9.2.1
Pinout Information
82562GT Pin Assignments
Table 21. 82562GT Pin Assignments
Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 Pin Name VCC VCCA VSSA RBIAS10 RBIAS100 VSSA2 VCCA2 VSS VCCT TDP TDN VCCT Pin Number 13 14 15 16 17 18 19 20 21 22 23 24 Pin Name VSS VCCT RDP RDN VCCT VSS VCCR VSSR TESTEN VSSR VCCR VSS Pin Number 25 26 27 28 29 30 31 32 33 34 35 36 Pin Name VCC TOUT LILED# ISOL_TI ISOL_EXEC ISOL_TCK SPDLED# ACTLED# VSSP JRXD0 JRXD1 VCCP Pin Number 37 38 39 40 41 42 43 44 45 46 47 48 Pin Name JRXD2 VSSP JCLK VCCP ADV10/ LAN_DISABLE#
JRSTSYNC
JTXD0 JTXD1 JTXD2 X1 X2 VSS
38
Datasheet
Networking Silicon -- 82562GT
9.2.2
82562GT Shrink Small Outline Package Diagram
Figure 10. 82562GT Pin Out Diagram
VCC (DPS) VCCA (APS) VSSA (APS) RBIAS10 (B) RBIAS100 (B) VSSA2 (APS) VCCA2 (APS) VSS (DPS) VCCT (APS) TDP (MLT) TDN (MLT) VCCT (APS) VSS (DPS) VCCT (APS) RDP (MLT) RDN (MLT) VCCT (APS) VSS (DPS) VCCR (APS) VSSR (APS) TESTEN (I) VSSR (APS) VCCR (APS) VSS (DPS)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40
VSS (DPS) X2 (O) X1(I) JTXD2 (I) JTXD1 (I) JTXD0 (I) JRSTSYNC
ADV10/ LAN_DISABLE# (I)
VCCP (DPS) JCLK (O) VSSP (DPS) JRXD2 (O) VCCP (DPS) JRXD1 (O) JRXD0 (O) VSSP (DPS) ACTLED# (O) SPDLED# (O) ISOL_TCK (I) ISOL_EXEC (I) ISOL_TI (I) LILED# (O) TOUT (O) VCC (DPS)
82562GT PIN DIAGRAM SSOP48 Rev 1.0 Top View
39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
S
S
S
S
O
O
Datasheet
39
82562GT -- Networking Silicon
Note:
This page intentionally left blank.
40
Datasheet

▲Up To Search▲

Price & Availability of EP82562GT

	To Download EP82562GT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .