View CYM1720_352454.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1CY M17 20
CYM1720
32K x 24 Static RAM Module
Features
* High-density 768-kilobit SRAM module * High-speed CMOS SRAMs -- Access time of 15 ns * 56-pin, 0.5-inch-high ZIP package * Low active power -- 1.8W (max. for tAA = 25 ns) * SMD technology * TTL-compatible inputs and outputs * Commercial temperature range * Small PCB footprint -- 0.66 sq. in. constructed using three 32K x 8 static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. Writing to the device is accomplished when the chip select (CS) and write enable (WE) inputs are both LOW. Data on the input/output pins (I/O 0 through I/O 23) of the device is written into the memory location specified on the address pins (A 0 through A 14). Reading the device is accomplished by taking the chip select (CS) and output enable (OE) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the input/output pins. The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.
Functional Description
The CYM1720 is a high-performance 768-kilobit static RAM module organized as 32K words by 24 bits. This module is
Logic Block Diagram
Pin Configuration
ZIP Top View
VCC I/O1 I/O3 I/O5 I/O7 GND A1 A3 A5 A7 NC GND I/O9 I/O11 I/O13 I/O15 NC OE A9 A11 A13 NC GND I/O17 I/O19 I/O21 I/O23 VCC
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55
A0 - A14 OE WE CS
15 32K x 8 SRAM 8 I/O0 - I/O7
32K x 8 SRAM
8
I/O8 - I/O15
32K x 8 SRAM
8
I/O16 - I/O23
1720-1
VCC I/O0 I/O2 I/O4 I/O6 GND A0 A2 A4 A6 CS NC I/O8 I/O10 I/O12 I/O14 GND WE A8 A10 A12 A14 GND I/O16 I/O18 I/O20 I/O22 VCC
1720-2
Selection Guide
1720-15 Maximum Access Time (ns) Maximum Operating Current (mA) Maximum Standby Current (mA)
Shaded area contains preliminary information.
1720-20 20 450 120
1720-25 25 330 60
1720-30 30 330 60
1720-35 35 330 60
15 450 120
Cypress Semiconductor Corporation
*
3901 North First Street
*
San Jose
* CA 95134 * 408-943-2600 September 1989 - Revised April 1993
CYM1720
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ................................. -55C to +125C Ambient Temperature with Power Applied............................................... -10C to +85C Supply Voltage to Ground Potential ............... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State................................................-0.5V to +7.0V DC Input Voltage ............................................-0.5V to +7.0V
Operating Range
Range Commercial Ambient Temperature 0C to +70C VCC 5V 10%
Electrical Characteristics Over the Operating Range
CYM1720-15, 20 Parameter VOH VOL VIH VIL IIX IOZ ICC ISB1 ISB2 Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Load Current Output Leakage Current VCC Operating Supply Current Automatic CS Power-Down Current[1] Automatic CS Power-Down Current[1] GND < VI < VCC GND < VO < VCC, Output Disabled VCC = Max., IOUT = 0 mA, CS < VIL Max. VCC, CS > VIH, Min. Duty Cycle = 100% Max. VCC, CS > VCC - 0.2V, VIN > VCC - 0.2V or VIN < 0.2V Test Conditions VCC = Min., IOH = - 4.0 mA VCC = Min., IOL = 8.0 mA 2.2 -0.5 -20 -10 Min. 2.4 0.4 VCC 0.8 +20 +10 450 120 90 2.2 -0.5 -20 -10 Max. CYM1720-25, 30, 35 Min. 2.4 0.4 VCC 0.8 +20 +10 330 60 60 Max. Unit V V V V A A mA mA mA
Shaded area contains preliminary information.
Capacitance[2]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 5.0V Max. 35 25 Unit pF pF
Notes: 1. A pull-up resistor to V CC on the CS input is required to keep the device deselected during VCC power-up, otherwise ISB will exceed values given. 2. Tested on a sample basis.
AC Test Loads and Waveforms
481 5V OUTPUT 30 pF INCLUDING JIG AND SCOPE 255 5V OUTPUT 5 pF INCLUDING JIG AND SCOPE 255 GND < 5 ns
1720-3
481 3.0V
ALL INPUT PULSES 90% 10% 90% 10% < 5ns
1720-4
(a)
(b)
Equivalent to: OUTPUT
THE VENIN EQUIVALENT 167 1.73V
2
CYM1720
Switching Characteristics Over the Operating Range[3]
1720-15 Parameter READ CYCLE tRC tAA tOHA tACS tDOE tLZOE tHZOE tLZCS tHZCS tPU tPD WRITE tWC tSCS tAW tHA tSA tPWE tSD tHD tLZWE tHZWE Read Cycle Time Address to Data Valid Data Hold from Address Change CS LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z CS LOW to Low Z[4] Z[4, 5] 0 15 15 10 10 1 1 10 9 1 3 0 8 20 12 12 2 2 12 10 2 3 0 8 3 6 0 20 25 20 20 2 5 20 12 2 5 0 10 CS HIGH to High 0 6 3 8 0 25 30 25 25 5 5 25 18 3 5 0 15 3 15 8 0 8 3 20 0 25 35 30 30 5 5 25 18 3 5 0 15 15 15 3 20 10 0 10 5 20 0 30 20 20 3 25 10 0 20 3 20 25 25 3 30 15 0 20 30 30 3 35 18 35 35 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description Min. Max. 1720-20 Min. Max. 1720-25 Min. Max. 1720-30 Min. Max. 1720-35 Min. Max. Unit
CS LOW to Power-Up CS HIGH to Power-Down CYCLE[6] Write Cycle Time CS LOW to Write End Address Set-Up to Write End Address Hold from Write End Address Set-Up to Write Start WE Pulse Width Data Set-Up to Write End Data Hold from Write End WE HIGH to Low Z WE LOW to High Z[5]
Shaded area contains preliminary information. Notes: 3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/I OH and 30-pF load capacitance. 4. At any given temperature and voltage condition, tHZCS is less than tLZCS for any given device. 5. tHZOE , tHZCS, and tLZCE are specified with CL = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured 500 mV from steady-state voltage. 6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
3
CYM1720
Switching Waveforms
Read Cycle No. 1
[7,8]
tRC ADDRESS tAA tOHA DATA OUT PREVIOUS DATA VALID DATA VALID
1720-5
Read Cycle No. 2
CS
[7,9]
tRC
tACS OE tDOE tLZOE HIGH IMPEDANCE DATA OUT tLZCS tPU VCC SUPPLY CURRENT 50% DATA VALID tPD ICC 50% ISB
1720-6
tHZOE tHZCS HIGH IMPEDANCE
Write Cycle No. 1 (WE Controlled)
[6,10]
tWC ADDRESS tSCS CS tAW tSA WE tSD DATA IN DATA VALID tHZWE DATA I/O DATA UNDEFINED
1720-7
tHA tPWE
tHD
tLZWE HIGH IMPEDANCE
Notes: 7. WE is HIGH for read cycle. 8. Device is continuously selected, CS = VIL and OE= V IL. 9. Address valid prior to or coincident with CS transition LOW. 10. Data I/O will be high impedance if OE = V IH.
4
CYM1720
Switching Waveforms (continued)
[6,10,11]
Write Cycle No. 2 (CS Controlled)
tWC ADDRESS tSA CS tAW tPWE WE tSD DATA IN DATA VALID tHZWE DATA I/O HIGH IMPEDANCE DATA UNDEFINED
1720-8
tSCS
tHA
tHD
Note: 11. If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
Truth Table
CS H L L L WE X H L H OE X L X H Input/Outputs High Z Data Out Data In High Z Mode Deselect/Power-Down Read Word Write Word Deselect
Ordering Information
Speed 15 20 25 30 35 Ordering Code CYM1720PZ-15C CYM1720PZ-20C CYM1720PZ-25C CYM1720PZ-30C CYM1720PZ-35C Package Name PZ05 PZ05 PZ05 PZ05 PZ05 Package Type 56-Pin ZIP Module 56-Pin ZIP Module 56-Pin ZIP Module 56-Pin ZIP Module 56-Pin ZIP Module Operating Range Commercial Commercial Commercial Commercial Commercial
Document #: 38-M-00021-A
5
CYM1720
Package Diagram
56-Pin ZIP Module PZ05
2.990 3.010 0.200 MAX
0.500 MAX
0.015 0.025
0.050 TYP
0.100 TYP
0.125 0.150 0.215 MAX
0.100 TYP
Pin 1
Bottom View DIMENSIONS IN INCHES MIN. MAX.
(c) Cypress Semiconductor Corporation, 1993. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

▲Up To Search▲

Price & Availability of CYM1720

	To Download CYM1720 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .