View ICS83032AGI_338673.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
FEATURES
* One LVCMOS/LVTTL output, 15 output impedence * Crystal oscillator interface designed for 3rd overtone 75MHz crystal * Output frequency range: 53MHz - 80MHz * RMS phase jitter @ 75MHz (900kHz - 7.5MHz): <125fs (typical) * 3.3V or 2.5V operating supply * -40C to 85C ambient operating temperature * Available in both standard and lead-free RoHS-compliant packages
GENERAL DESCRIPTION
The ICS83032I is a SAS/SATA dual output LVCMOS/LVTTL oscillator and a member of the HiPerClockSTM HiperClocksTM family of high performance devices from ICS. The ICS83032I uses a 3rd overtone crystal to provide a reference frequency of 75MHz. The ICS83032I has excellent phase jitter performance, over the 900kHz - 7.5MHz integration range. The ICS83032I is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.
IC S
BLOCK DIAGRAM
OE Pullup
75MHz
PIN ASSIGNMENT
OE XTAL_IN XTAL_OUT GND 1 2 3 4 8 7 6 5 VDD nc Q0 Q1
75MHz
XTAL_IN
3rd Overtone Crystal Oscillator
Q0
ICS83032I
XTAL_OUT Q1
8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice. 83032AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 2006
1
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
Type Input Input Power Pullup Description Output enable pin. LVCMOS/LVTTL interface levels. See Table 3, Standby Function Table. Cr ystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. Power supply ground. Single-ended clock outputs. LVCMOS/LVTTL interface levels. No connect. Power and output supply pin.
TABLE 1. PIN DESCRIPTIONS
Number 1 2, 3 4 5, 6 7 8 Name OE XTAL_IN, XTAL_OUT GND Q1, Q0 nc VDD
Output Unused Power
NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLUP ROUT Parameter Input Capacitance Input Pullup Resistor Output Impedance VDD = 3.6V VDD = 2.625V Test Conditions Minimum Typical 4 100 15 TBD Maximum Units pF k
TABLE 3. STANDBY FUNCTION TABLE
Control Input OE High (open) Low Outputs Q0, Q1 fo Output Frequency High Impedance Nornal Operation Stopped Oscillator
83032AGI
www.icst.com/products/hiperclocks.html
2
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
4.6V -0.5V to VDD + 0.5 V -0.5V to VDD + 0.5V 101.7C/W (0 mps) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDD Inputs, VI Outputs, VO Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = 3.3V0.3V, TA = -40C TO 85C
Symbol VDD IDD Parameter Power Supply Voltage Power Supply Current OE = VDD (output enabled) Test Conditions Minimum 3.0 Typical 3.3 TBD Maximum 3.6 Units V mA
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = 2.5V5%, TA = -40C TO 85C
Symbol VDD IDD Parameter Power Supply Voltage Power Supply Current OE = VDD (output enabled) Test Conditions Minimum 2.375 Typical 2.5 TBD Maximum 2.625 Units V mA
TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, VDD = 3.3V0.3V OR 2.5V5%, TA = -40C TO 85C
Symbol VIH VIL IIH IIL VOH Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current Output High Voltage; NOTE 1 Test Conditions VDD = 3.3V VDD = 2.5V VDD = 3.3V VDD = 2.5V VDD = VIN = 3.6V or 2.625V VDD = 3.6V or 2.625V, VIN = 0V VDD = 3.6V VDD = 2.625V -150 2.6 1. 8 0. 5 Minimum 2 1.7 -0.3 -0.3 Typical Maximum VDD + 0.3 VDD + 0.3 0.8 0.7 5 Units V V V V A A V V V
Output Low Voltage; NOTE 1 VDD = 3.6V or 2.625V VOL NOTE 1: Outputs terminated with 50 to VDD/2. See Parameter Measurement Information Section, "Output Load Test Circuit" diagrams.
83032AGI
www.icst.com/products/hiperclocks.html
3
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
Test Conditions Minimum 53 Typical 3rd Over tone 75 60 30 30 18 7 15 1 80 MHz ppm ppm pF pF ppm mW Maximum Units
TABLE 5. CRYSTAL CHARACTERISTICS (NOTE 1)
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Frequency Tolerance Frequency Stability Over Operating Temperature Range Load Capacitance (CL); NOTE 2 Shunt Capacitance (CO) Aging for 5 Years Drive Level NOTE 1: Using an HC49/US SMD package, the parameters shown above target 100ppm accuracy. NOTE 2: See Cr ystal Input Interface in the Application Information Section.
TABLE 6A. AC CHARACTERISTICS, VDD = 3.3V0.3V, TA = -40C TO 85C
Symbol fOUT t jit(O) tDJ tRJ tRMS tp-p tacc tsk(o) f/fO tOSC t R / tF Parameter Output Frequency RMS Phase Jitter, Random; NOTE 1 Deterministic Jitter ; NOTE 2 Random Jitter ; NOTE 2 RMS of Total Distribution (); NOTE 2 Peak-to-Peak Jitter ; NOTE 2 Accumulated Jitter (); NOTE 2 Output Skew; NOTE 3, 4 Frequency Stability; NOTE 5 Oscillation Star t Up Time Output Rise/Fall Time 20% to 80% 350 Test Conditions fOUT = 75MHz, (Integration Range: 900kHz-7.5MHz) Minimum 53 Typical 75 <125 0.2 3 3 25 n = 2 to 50000 cycles 4 5 10 10 Maximum 80 Units MH z fs ps ps ps ps ps ps ppm ms ps
odc Output Duty Cycle 50 % NOTE 1: Measured using Aeroflex PN9500. NOTE 2: Measured using Wavecrest SIA-3000. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDD/2. NOTE 4: These parameters are guaranteed by characterization. Not tested in production. NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the cr ystal to obtain the total frequency stability. See Frequency Stability in the Application Information Section.
83032AGI
www.icst.com/products/hiperclocks.html
4
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
Test Conditions fOUT = 75MHz, (Integration Range: 900kHz-7.5MHz) Minimum 53 Typical 75 TBD 0.2 3 3 25 n = 2 to 50000 cycles 4 TBD 10 TBD 20% to 80% 40 0 Maximum 80 Units MHz fs ps ps ps ps ps ps ppm ms ps
TABLE 6B. AC CHARACTERISTICS, VDD = 2.5V5%, TA = -40C TO 85C
Symbol fOUT t jit(O) tDJ tRJ tRMS tp-p tacc tsk(o) f/fO tOSC t R / tF Parameter Output Frequency RMS Phase Jitter, Random; NOTE 1 Deterministic Jitter ; NOTE 2 Random Jitter ; NOTE 2 RMS of Total Distribution (); NOTE 2 Peak-to-Peak Jitter ; NOTE 2 Accumulated Jitter (); NOTE 2 Output Skew; NOTE 3, 4 Frequency Stability; NOTE 5 Oscillation Star t Up Time Output Rise/Fall Time
odc Output Duty Cycle 50 % NOTE 1: Measured using Aeroflex PN9500. NOTE 2: Measured using Wavecrest SIA-3000. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDD/2. NOTE 4: These parameters are guaranteed by characterization. Not tested in production. NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the cr ystal to obtain the total frequency stability. See Frequency Stability in the Application Information Section.
83032AGI
www.icst.com/products/hiperclocks.html
5
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
PARAMETER MEASUREMENT INFORMATION
1.65V 0.15V
Phase Noise Plot
Noise Power
V DD
Qx
SCOPE
LVCMOS
GND
Phase Noise Mask
f1
Offset Frequency
f2
-1.65V 0.15V
RMS Jitter = Area Under the Masked Phase Noise Plot
3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
V
DD
Q0, Q1 t PW
t
2
80% 20% tR
80% 20% tF
PERIOD
Clock Outputs
x 100%
odc =
t PW t PERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
83032AGI
www.icst.com/products/hiperclocks.html
6
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS APPLICATION INFORMATION
FREQUENCY STABILITY
The table shown below provides a basic guideline in selecting the proper quartz crystal that meets a timing budget of 100ppm. For more information on selecting the proper crystal, see the application note, Crystal Timing Budget and Accuracy for FemtoClockTM .
Parameter Frequency Tolerance Frequency Stability Aging for 5 Years Accuracy of 3rd Over tone Oscillator Load Capacitance Accuracy Total Overall Timing Error
Typical
30 30
Units ppm ppm ppm ppm ppm ppm
15 1 0 3 88
RECOMMENDATIONS FOR UNUSED OUTPUT PINS OUTPUTS:
LVCMOS OUTPUT: All unused LVCMOS output can be left floating. We recommend that there is no trace attached.
83032AGI
www.icst.com/products/hiperclocks.html
7
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS RELIABILITY INFORMATION
TABLE 7. JAVS. AIR FLOW TABLE FOR 8 LEAD TSSOP
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 101.7C/W
1
90.5C/W
2.5
89.8C/W
TRANSISTOR COUNT
The transistor count for ICS83032I is: 83
83032AGI
www.icst.com/products/hiperclocks.html
8
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
8 LEAD TSSOP
PACKAGE OUTLINE - G SUFFIX
FOR
TABLE 8. PACKAGE DIMENSIONS
SYMBOL N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 2.90 6.40 BASIC 4.50 Millimeters Minimum 8 1.20 0.15 1.05 0.30 0.20 3.10 Maximum
Reference Document: JEDEC Publication 95, MO-153
83032AGI
www.icst.com/products/hiperclocks.html
9
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated Circuit Systems, Inc.
RD
ICS83032I
75MHZ, 3 OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS
Marking 303AI 303AI 03AIL 03AIL Package 8 lead TSSOP 8 lead TSSOP 8 lead "Lead-Free" TSSOP 8 lead "Lead-Free" TSSOP Shipping Packaging tube 2500 tape & reel tube 2500 tape & reel Temperature -40C to 85C -40C to 85C -40C to 85C -40C to 85C
TABLE 9. ORDERING INFORMATION
Part/Order Number ICS83032AGI ICS83032AGIT ICS83032AGILF ICS83032AGILFT
NOTE: Par ts that are ordered with an "LF" suffix to the par t number are the Pb-Free configuration and are RoHS compliant.
The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 83032AGI
www.icst.com/products/hiperclocks.html
10
REV. B FEBRUARY 13, 2006

▲Up To Search▲

Price & Availability of ICS83032AGI

	To Download ICS83032AGI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .