View P2008A_328689.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

March 2005 rev 1.2
General Purpose EMI Reduction IC
Features
FCC approved method of EMI attenuation. Provides up to 15dB of EMI suppression. Generates a 1X or 1/2 X low EMI spread spectrum clock of the input frequency. Input frequency range: 4MHz to 32MHz. Internal loop filter minimizes external components and board space. Spreading ranges from 0.8% to 3.2%. SSON# control pin for spread spectrum enable and disable options. Low Cycle-to-cycle jitter. 3.3V or 5V Operating Voltage. TTL or CMOS compatible outputs. Ultra-low power CMOS design. Available in 8-pin SOIC and TSSOP Packages.
P2008A
allows significant system cost savings by reducing the number of circuit board layers ferrite beads, required to pass EMI regulations. The P2008A uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method. The P2008A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called `spread spectrum clock generation'. shielding and other passive components that are traditionally
Product Description
The P2008A is a versatile spread spectrum frequency modulator designed specifically for digital camera and other digital video and imaging applications. The P2008A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The P2008A
Applications
The P2008A is targeted towards cable, xDSL, fax modem, set-top box, USB controller, DSC, and other embedded systems.
Block Diagram
VDD SR0 SSON# DIV2
Modulation XIN Crystal Oscillator XOUT Frequency Divider Feedback Divider Phase Detector Loop Filter
PLL
VCO
Output Divider
MODOUT
VSS
Alliance Semiconductor 2575, Augustine Drive * Santa Clara, CA * Tel: 408.855.4900 * Fax: 408.855.4999 * www.alsc.com
Notice: The information in this document is subject to change without notice.
March 2005 rev 1.2
Pin Configuration
XIN /CLK XOUT DIV2 VSS
1 2 8 7
P2008A
VDD SR0 ModOUT SSON#
P2008A
3 4 6 5
Pin Description Pin#
1 2 3 4 5 6 7 8
Pin Name
XIN/CLK XOUT DIV2 VSS SSON# ModOUT SR0 VDD
Type
I O I P I O I P Connect to crystal or clock. Crystal output.
Description
Digital logic input used to select normal output mode or divide-by-two output mode. When this pin is HIGH, the frequency of the output clock is the same as the input clock frequency. When it is tied low, the output frequency is half the input clock frequency. This pin has an internal pull-low resistor. Ground to entire chip. Connect to system ground. Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor. Spread spectrum clock output. Digital logic input used to select Spreading Range (Refer Modulation Output and Spreading Range Selection Table.) This pin has an internal pull-up resistor. Power supply for the entire chip
Modulation Output and Spreading Selection (ModOUT = CLKIN) Output Frequency Range DIV2 = 1
8MHz 0 1 2.2% 3.2% 12MHz 1.8% 2.5% 16MHz 1.2% 2.0% 20MHz 1.1% 1.6% 24MHz 1.0% 1.4% 28MHz 0.9% 1.25% 32MHz 0.8% 0.15% (XIN/20) * 62.5 KHz
SR0
Modulation Rate
Modulation Output and Spreading Selection (ModOUT = 1/2 CLKIN) Output Frequency Range DIV2 = 1
4MHz 0 1 2.0% 3.2% 6MHz 1.8% 2.6% 8MHz 1.2% 2.0% 10MHz 1.1% 1.6% 12MHz 1.0% 1.4% 14MHz 0.9% 1.25% 16MHz 0.8% 0.15% (XIN/20) * 62.5 KHz
SR0
Modulation Rate
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
2 of 2
March 2005 rev 1.2
Spread Spectrum
P2008A
The Modulation Output and Spreading Selection Tables illustrate the two possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency (Note: The center frequency is the frequency of the external reference input on CLKIN, Pin1). Example: The P2008A is designed for communications, digital video and imaging applications. It is not only optimized for operation in the 4MHz - 32MHz range, but its output frequency can be extended down to one half of the input clock frequency using the divide-by-two feature. This feature extends low frequency as low as to 2MHz. Setting Pin 3 low (DIV2 = 0; Divide-by-two mode) sets the output frequency (ModOUT) to half the frequency of the input clock (CLKIN). This is a simple way to generate a spread spectrum modulated low frequency clock when only a higher frequency signal is available. If you want the output frequency to be the same as the input, you can either set DIV2=1 or leave it unconnected. Selecting the P2008A's spread options is a matter of either setting SR0=1 or SR0=0. Setting SR0=0 set as a lower modulation spread, while setting it to 1 introduces a wider spectral spread in the output clock. Refer Modulation output and Spreading Selections Tables. The example given in the figure below shows the device set to the divide-by-two mode (DIV2=0) with a lower spectrum range (SR0=0). The versatility provided by allowing both clock division and spread spectrum on one chip is already proving to be a popular solution among leading system manufacturers.
P2008A Application Schematic
+3.3V
8.832MHz Crystal
1
CLKIN XOUT DIV2 VSS
VDD SR0 Mod OUT SSON#
8
2
7
0.1 F
6
3
4
5
P2008A
Modulated 4.416MHz is connected to CLK input pin of the system
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
3 of 3
March 2005 rev 1.2
EMC Software Simulation
P2008A
By using Alliance's proprietary EMC simulation software - EMI-Lator(R), radiated system level EMI analysis can be made easier, allowing quantitative measure on the benefits of Alliance's EMI reduction products. The simulation engine of this EMC software has already been characterized to correlate with the electrical characteristics of Alliance EMI reduction ICs. The figure below is an illustration of this simulation result. Please visit our website at www.alsc.com for information on how to obtain a free copy and demonstration of EMI-Lator (R).
Simulation results From EMI-Lator(R)
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
4 of 4
March 2005 rev 1.2
Absolute Maximum Ratings Symbol
VDD, VIN TSTG TA Ts TJ TDV Storage temperature Operating temperature Max. Soldering Temperature (10 sec) Junction Temperature Static Discharge Voltage (As per JEDEC STD 22- A114-B)
P2008A
Parameter
Voltage on any pin with respect to Ground
Rating
-0.5 to +7.0 -65 to +125 0 to 70 260 150 2
Unit
V C C C C KV
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.
DC Electrical Characteristics Symbol
VIL VIH IIL IIH IXOL IXOH VOL VOH ICC IDD VDD tON ZOUT Input low voltage Input high voltage Input low current (pull-up resistors on inputs SR0) Input high current (pull-down resistor on input SSON#) XOUT Output Low Current (@ 0.4V, VDD = 3.3V) XOUT Output High Current (@ 2.5V, VDD = 3.3V) Output low voltage (VDD = 3.3V, IOL = 20mA) Output high voltage (VDD = 3.3V, IOH = 20mA) Dynamic supply current normal mode (3.3V, and 15pF loading) Static supply current standby mode Operating voltage Power up time (first locked clock cycle after power up) Clock output impedance
Parameter
Min
VSS - 0.3 2.0 2.5 6.0 2.9 -
Typ
3 3 7.0 0.6 3.3 0.18 50
Max
0.8 VDD + 0.3 -35 35 0.4 8.3 5.5 -
Unit
V V SA SA mA mA V V mA mA V mS V
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
5 of 5
March 2005 rev 1.2
AC Electrical Characteristics Symbol
fIN fOUT tLH* tHL* tJC tD Input frequency Output frequency DIV2 =0 DIV2 =1
P2008A
Parameter
Min
4 2 4 0.7 0.6 45
Typ
20 10 20 0.9 0.8 50
Max
32 16 32 1.1 1.0 360 55
Unit
MHz MHz nS nS pS %
Output rise time (measured at 0.8V to 2.0V) Output fall time (measured at 2.0V to 0.8V) Jitter (cycle to cycle) Output duty cycle
*tLH and tHL are measured into a capacitive load of 15pF
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
6 of 6
March 2005 rev 1.2
Package Information 8-Pin SOIC Package
P2008A
E
H
D
A2
A C
e B
A 1
D
L
Dimensions Symbol Min
A1 A A2 B C D E e H L W 0.004 0.053 0.049 0.012 0.007
Inches Max
0.010 0.069 0.059 0.020 0.010
Millimeters Min
0.10 1.35 1.25 0.31 0.18 4.90 BSC 3.91 BSC 1.27 BSC 6.00 BSC 0.41 0 1.27 8
Max
0.25 1.75 1.50 0.51 0.25
0.193 BSC 0.154 BSC 0.050 BSC 0.236 BSC 0.016 0 0.050 8
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
7 of 7
March 2005 rev 1.2
8-Pin TSSOP Package
P2008A
H
E D A2 A C e B A1 L
Dimensions Symbol Min
A A1 A2 B c D E e H L W 0.020 0 0.002 0.033 0.008 0.004 0.114 0.169 0.026 BSC 0.252 BSC 0.028 8 0.50 0
Inches Max
0.043 0.006 0.037 0.012 0.008 0.122 0.177 0.05 0.85 0.19 0.09 2.90 4.30
Millimeters Min Max
1.10 0.15 0.95 0.30 0.20 3.10 4.50 0.65 BSC 6.40 BSC 0.70 8
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
8 of 8
March 2005 rev 1.2
Ordering Codes Part Number
P2008A-08ST P2008A-08SR P2008A-08TT P2008A-08TR P2008AF-08ST P2008AF-08SR P2008AF-08TT P2008AF-08TR
P2008A
Marking
P2008A P2008A P2008A P2008A P2008AF P2008AF P2008AF P2008AF
Package type
8 PIN SOIC, TUBE 8-PIN SOIC, TAPE AND REEL 8-PIN TSSOP, TUBE 8-PIN TSSOP, TAPE AND REEL 8 PIN SOIC, TUBE, Pb Free 8-PIN SOIC, TAPE AND REEL, Pb Free 8-PIN TSSOP, TUBE, Pb Free 8-PIN TSSOP, TAPE AND REEL, Pb Free
Qty/reel
Temperature
Commercial
2,500
Commercial Commercial
2,500
Commercial Commercial
2,500
Commercial Commercial
2,500
Commercial
Note: All Alliance Semiconductor Lead Free parts are RoHS Compliant
Device Ordering Information
P
2008A
F-
08
XX
Package: ST - SOIC, TUBE SR - SOIC, T/R TT - TSSOP, TUBE TR - TSSOP, T/R
Pin Count F = Pb FREE DEVICE NUMBER Flow: P = Commercial Temperature Range (0C to 70C) I = Industrial Temperature Range (-40C to 85C) X = Automotive Temperature Range (-40C to 125C)
Licensed under U.S Patent Nos 5,488,627 and 5,631,921
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
9 of 9
March 2005 rev 1.2
P2008A
Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com
Copyright (c) Alliance Semiconductor All Rights Reserved Part Number: P2008A Document Version: v1.2
Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003
(c) Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
10 of 10

▲Up To Search▲

Price & Availability of P2008A

	To Download P2008A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .