![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE MULTILEVEL PIPELINE REGISTER IDT29FCT520AT/BT/CT FEATURES: * * * * DESCRIPTION: A, B, and C grades Low input and output leakage 1A (max.) CMOS power levels True TTL input and output compatibility: - VOH = 3.3V (typ.) - VOL = 0.3V (typ.) * High Drive outputs (-15mA IOH, 48mA IOL) * Meets or exceeds JEDEC standard 18 specifications * Available in SOIC, SSOP, and QSOP packages The 29FCT520T contains four 8-bit positive edge-triggered registers. These may be operated as a dual 2-level or as a single 4-level pipeline. A single 8-bit input is provided and any of the four registers is available at the 8-bit, 3-state output. These devices are ideal for high speed burst writes and reads in processor/memory applications. FUNCTIONAL BLOCK DIAGRAM D0 - D7 8 I0, I1 2 MU X REG ISTER CONTRO L CLK 1 OCTAL REG. A1 OCTAL REG . B1 OCTAL REG. A2 OCTAL REG . B2 2 S0, S1 MUX OE 8 Y0 - Y 7 The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE 1 AUGUST 2000 DSC-4215/5 (c) 2000 Integrated Device Technology, Inc. IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS(1) Symbol VTERM(2) VTERM(3) Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Max -0.5 to +7 -0.5 to VCC+0.5 -65 to +150 -60 to +120 Unit V V C mA I0 I1 D0 D1 D2 D3 D4 D5 D6 D7 CLK GND 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 Vcc S0 S1 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 OE TSTG IOUT SO24-2 SO24-7 SO24-8 20 19 18 17 16 15 14 13 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Inputs and Vcc terminals only. 3. Output and I/O terminals only. CAPACITANCE (TA = +25C, F = 1.0MHz) Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. 10 12 Unit pF pF SOIC/ SSOP/ QSOP TOP VIEW NOTE: 1. This parameter is measured at characterization but not tested. PIN DESCRIPTION Pin Names Dx CLK I0, I1 S0, S1 OE Yx Register Input Port Clock Input. Enter data into registers on LOW-to-HIGH transitions. Instruction Inputs. See Figure 1 and INSTRUCTION CONTROL tables Multiplexer Select. Inputs one of the following registers to be available at the Output Port: A1, A2, B1, or B2. Output Enable for 3-State Output Port Register Output Port Description REGISTER SELECTION S0 0 0 1 1 S1 0 1 0 1 Register B2 B1 A2 A1 2 IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40C to +85C, VCC = 5.0V 5% Symbol VIH VIL IIH IIL IOZH IOZL II VIK IOS VOH VOL VH ICC Parameter Input HIGH Level Input LOW Level Input HIGH Current(4) Input LOW Current(4) High Impedance Output Current (3-State Output pins)(4) Input HIGH Current(4) Clamp Diode Voltage Short Circuit Current Output HIGH Voltage Output LOW Voltage Input Hysteresis Quiescent Power Supply Current Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VCC = Max. VCC = Max. VCC = Max., VI = VCC (Max.) VCC = Min., IIN = -18mA VCC = Max., VO = VCC = Min VIN = VIH or VIL VCC = Min VIN = VIH or VIL GND(3) IOH = -8mA IOH = -15mA IOL = 48mA -- VCC = Max., VIN = GND or VCC VI = 2.7V VI = 0.5V VI = 2.7V VI = 0.5V Min. 2 -- -- -- -- -- -- -- -60 2.4 2 -- -- -- Typ.(2) -- -- -- -- -- -- -- -0.7 -120 3.3 3 0.3 200 0.01 Max. -- 0.8 1 1 1 1 1 -1.2 -225 -- -- 0.5 -- 1 Unit V V A A A A V mA V V mV mA NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. The test limit for this parameter is 5A at TA = -55C. DUAL 2-LEVEL SINGLE 4-LEVEL A1 B1 A1 B1 A1 B1 A2 B2 A2 B2 A2 B2 I=2 NOTE: 1. I = 3 for hold. I=1 I=0 Figure 1. Data Loading in 2-Level Operation 3 IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE POWER SUPPLY CHARACTERISTICS Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) VCC = Max. VIN = 3.4V(3) VCC = Max. Outputs Open OE = GND One Input Togging 50% Duty Cycle VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle OE = GND One Bit Togging at fi = 5MHz 50% Duty Cycle VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle OE = GND Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fiNi) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Input Frequency Ni = Number of Inputs at fi All currents are in milliamps and all frequencies are in megahertz. Test Conditions(1) Min. -- Typ.(2) 0.5 0.15 Max. 2 0.25 Unit mA mA/ MHz VIN = VCC VIN = GND -- IC Total Power Supply Current(6) VIN = VCC VIN = GND -- 1.5 3.5 mA VIN = 3.4V VIN = GND VIN = VCC VIN = GND -- 2 5.5 -- 3.8 7.3(5) VIN = 3.4V VIN = GND -- 6 16.3(5) 4 IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE SWITCHING CHARACTERISTICS OVER OPERATING RANGE 29FCT520AT Symbol tPHL tPLH tPHL tPLH tSU tH tSU tH tPHZ tPLZ tPZH tPZL tW Clock Pulse Width HIGH or LOW 7 -- 5.5 -- 5.5 -- ns Output Enable Time 1.5 15 1.5 7.5 1.5 6 ns CLK to Yx Propagation Delay S0 or S1 to Yx Set-up Time, HIGH or LOW Dx to CLK Hold Time, HIGH or LOW Dx to CLK Set-up Time, HIGH or LOW I0 or I1 to CLK Hold Time, HIGH or LOW I0 or I1 to CLK Output Disable Time 1.5 12 1.5 7 1.5 6 ns 2 -- 2 -- 2 -- ns 5 -- 4 -- 4 -- ns 2 -- 2 -- 2 -- ns 5 -- 2.5 -- 2.5 -- ns Parameter Propagation Delay Condition(1) CL = 50pF RL = 500 CL = 50pF 2 13 2 7.5 2 6 ns Min.(2) 2 Max. 14 29FCT520BT Min.(2) 2 Max. 7.5 29FCT520CT Min.(2) 2 Max. 6 Unit ns NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 5 IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE TEST CIRCUITS AND WAVEFORMS V CC 7.0V 500 VIN Pulse G enerator D.U.T. 50pF R T SWITCH POSITION Test Open Drain Disable Low Enable Low All Other Tests Switch Closed Open V OU T 500 C L DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. Octal link Test Circuits for All Outputs DATA INPUT tSU TIMING INPUT ASYNCHRO NOUS CONTROL PRESET CLEAR ETC. SYNCHRON OUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. tREM tH 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V Octal link LOW -HIGH-LOW PULSE tW HIGH-LOW -HIG H PULSE Octal link 1.5V 1.5V tSU tH Pulse Width Set-Up, Hold, and Release Times ENABLE SAM E PHASE INPUT TRANSITION tPLH O UTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V Octal link DISABLE 3V CONTROL INPUT tPZL OUTPUT NORMALLY LOW SW ITCH CLO SED tPZH OUTPUT NORMALLY HIGH SW ITCH OPEN 3.5V 1.5V 0.3V tPHZ 0.3V 1.5V 0V tPLZ 1.5V 0V 3.5V VOL VOH 0V Octal link Propagation Delay Enable and Disable Times NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns. 6 IDT29FCT520AT/BT/CT MULTILEVEL PIPELINE REGISTER INDUSTRIAL TEMPERATURE RANGE ORDERING INFORMATION IDT29FCT XXXXX Device Type X Package SO PY Q Small Outline IC (SO24-2) Shrink Small Outline Package (SO24-7) Quarter-size Small Outline Package (SO24-8) 520AT 520BT 520CT Multilevel Pipeline Register CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459 7 |
Price & Availability of IDT29FCT520CT
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |