View ICS843002-01_285360.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
FEATURES
* Two 3.3V LVPECL outputs * Selectable crystal oscillator interface or LVCMOS single-ended input * Supports the following input frequencies: 156.25MHz, 125MHz and 62.5MHz * VCO range: 560MHz - 680MHz * RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz-20MHz): 0.54ps (typical) * Typical phase noise at 156.25MHz Phase noise: Offset Noise Power 100Hz ............... -97.3 dBc/Hz 1KHz .............. -119.1 dBc/Hz 10KHz .............. -126.4 dBc/Hz 100KHz .............. -127.6 dBc/Hz * Full 3.3V supply mode * Lead-Free package fully RoHS compliant * -30C to 85C ambient operating temperature
GENERAL DESCRIPTION
The ICS843002-01 is a 2 output LVPECL synthesizer optimized to generate Ethernet HiPerClockSTM reference clock frequencies and is a member of the HiPerClocksTM family of high performance clock solutions from ICS. Using a 25MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 156.25MHz, 125MHz, and 62.5MHz. The ICS843002-01 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS843002-01 is packaged in a small 20-pin TSSOP package.
ICS
FREQUENCY SELECT FUNCTION TABLE
Inputs M Divider F_SEL1 F_SEL0 Value 0 0 25 0 1 1 1 0 1 25 25 Not Used N Divider Value 4 5 10 Output Frequency (25MHz Ref.) 156.25 125 62.5 Not Used
PIN ASSIGNMENT
nc VCCO Q0 nQ0 MR nPLL_SEL nc VCCA F_SEL0 VCC 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCCO Q1 nQ1 VEE VCC nXTAL_SEL TEST_CLK XTAL_IN XTAL_OUT F_SEL1
BLOCK DIAGRAM
F_SEL[1:0] Pulldown nPLL_SEL Pulldown 2 F_SEL[1:0] 0 0 /4 0 1 /5 1 0 /10 1 1 not used
ICS843002-01
20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm package body Q0 G Package Top View nQO
TEST_CLK Pulldown
25MHz
1
1
Q1 nQ1
XTAL_IN XTAL_OUT
OSC
0
Phase Detector
VCO 625MHz
(w/25MHz Reference)
0
nXTAL_SEL Pulldown
M = 25 (fixed)
MR Pulldown
843002AG-01
www.icst.com/products/hiperclocks.html
1
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
Type Description No connect. Output supply pins. Differential output pair. LVPECL interface levels. Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inver ted outputs nQx Pulldown to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. Selects between the PLL and TEST_CLK as input to the dividers. When Pulldown LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels. Analog supply pin. Pulldown Frequency select pins. LVCMOS/LVTTL interface levels. Core supply pin. Parallel resonant cr ystal interface. XTAL_OUT is the output, XTAL_IN is the input. Pulldown LVCMOS/LVTTL clock input. Selects between cr ystal or TEST_CLK inputs as the the PLL Reference Pulldown source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels. Negative supply pins. Differential output pair. LVPECL interface levels. Output supply pins.
TABLE 1. PIN DESCRIPTIONS
Number 1, 7 2, 20 3, 4 5 Name nc VCCO Q0, nQ0 MR Unused Power Ouput Input
6 8 9, 11 10, 16 12, 13 14 15 17 18, 19 2, 20
nPLL_SEL VCCA F_SEL0, F_SEL1 VCC XTAL_OUT, XTAL_IN TEST_CLK nXTAL_SEL VEE nQ1, Q1 VCCO
Input Power Input Power Input Input Input Power Output Power
NOTE: Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLDOWN Parameter Input Capacitance Input Pulldown Resistor Test Conditions Minimum Typical 4 51 Maximum Units pF k
843002AG-01
www.icst.com/products/hiperclocks.html
2
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
4.6V -0.5V to VCC + 0.5V 50mA 100mA 73.2C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V10%, TA = -30C TO 85C
Symbol VCC VCCA VCCO IEE ICC ICCA ICCO Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Core Supply Current Analog Supply Current Output Supply Current Test Conditions Minimum 2.97 2.97 2.97 Typical 3.3 3.3 3.3 Maximum 3.63 3.63 3.63 135 100 15 31 Units V V V mA mA mA mA
TABLE 3B. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V10%, TA = -30C TO 85C
Symbol VIH VIL IIH IIL Parameter Input High Voltage nPLL_SEL, nXTAL_SEL, Input F_SEL0, F_SEL1, MR Low Voltage TEST_CLK Input High Current Input Low Current TEST_CLK, MR, nPLL_SEL, nXTAL_SEL TEST_CLK, MR, nPLL_SEL, nXTAL_SEL VCC = VIN = 3.63V VCC = 3.63V, VIN = 0V -5 Test Conditions Minimum Typical 2 -0.3 -0.3 Maximum VCC + 0.3 0.8 1.0 150 Units V V V A A
TABLE 3C. LVPECL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V10%, TA = -30C TO 85C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCCO - 1.4 VCCO - 2.0 0.6 Typical Maximum VCCO - 0.9 VCCO - 1.7 1.0 Units V V V
NOTE 1: Outputs terminated with 50 to VCCO - 2V.
843002AG-01
www.icst.com/products/hiperclocks.html
3
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
Test Conditions Minimum 22.4 Typical Maximum 25 27.2 50 7 Units MHz pF
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance NOTE: Characterized using an 18pF parallel resonant crystal. Fundamental
TABLE 5. AC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V10%, TA = -30C TO 85C
Symbol fOUT Parameter Output Frequency Output Skew; NOTE 1, 2 156.25MHz, (1.875MHz - 20MHz) 0.54 0.60 0.79 300 600 51 RMS Phase Jitter; NOTE 3 Output Rise/Fall Time 125MHz, (1.875MHz - 20MHz) 62.5MHz, (1.875MHz - 20MHz) tR / tF 20% to 80% Test Conditions F_SEL[1,:0] = 00 F_SEL[1,:0] = 01 F_SEL[1,:0] = 10 Minimum 140 112 56 Typical Maximum 170 136 68 20 Units MHz MHz MH z ps ps ps ps ps %
tsk(o) tjit(O)
odc Output Duty Cycle 49 NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at VCCO/2. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65. NOTE 3: Phase jitter is dependent on the input source used.
843002AG-01
www.icst.com/products/hiperclocks.html
4
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTMCRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
TYPICAL PHASE NOISE AT 62.5MHZ
0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110
10 Gigabit Ethernet Filter 62.5MHz
RMS Phase Noise Jitter 1.875MHz to 20MHz = 0.79ps (typical)
NOISE POWER dBc Hz
Raw Phase Noise Data
-120 -130 -140 -150 -160 -170 -180 -190 100 1k
Phase Noise Result by adding 10 Gigabit Ethernet Filter to raw data
100k 1M 10M 100M
10k
OFFSET FREQUENCY (HZ)
TYPICAL PHASE NOISE AT 125MHZ
0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -180 -190 100 1k 10k -170
10 Gigabit Ethernet Filter 125MHz
RMS Phase Noise Jitter 1.875MHz to 20MHz = 0.60ps (typical)
NOISE POWER dBc Hz
Raw Phase Noise Data
Phase Noise Result by adding 10 Gigabit Ethernet Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
843002AG-01
www.icst.com/products/hiperclocks.html
5
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTMCRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
TYPICAL PHASE NOISE AT 156.25MHZ
0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 100 1k 10k
10 Gigabit Ethernet Filter 156.25MHz
RMS Phase Noise Jitter 1.875MHz to 20MHz = 0.54ps (typical)
NOISE POWER dBc Hz
Raw Phase Noise Data
Phase Noise Result by adding 10 Gigabit Ethernet Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
843002AG-01
www.icst.com/products/hiperclocks.html
6
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
2V
V CC , VCCA, VCCO
Qx
SCOPE
nQx Qx nQy
LVPECL
nQx
Qy
VEE
tsk(o)
-1.3V 0.33V
3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT
Phase Noise Plot
OUTPUT SKEW
Noise Power
Phase Noise Mask
80% Clock Outputs
80% VSW I N G
20% tR tF
20%
f1
Offset Frequency
f2
RMS Jitter = Area Under the Masked Phase Noise Plot
RMS PHASE JITTER
OUTPUT RISE/FALL TIME
nQ0, nQ1 Q0,Q1
t PW
t
PERIOD
odc =
t PW t PERIOD
x 100%
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
843002AG-01
www.icst.com/products/hiperclocks.html
7
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843002-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC, VCCA, and VCCO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA.
3.3V VCC .01F VCCA .01F 10F 10
FIGURE 1. POWER SUPPLY FILTERING
TERMINATION FOR 3.3V LVPECL OUTPUT
The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.
3.3V
Zo = 50
125
FOUT FIN
125
Zo = 50 FOUT FIN
Zo = 50 50 1 RTT = Z ((VOH + VOL) / (VCC - 2)) - 2 o 50 VCC - 2V RTT
Zo = 50 84 84
FIGURE 2A. LVPECL OUTPUT TERMINATION
FIGURE 2B. LVPECL OUTPUT TERMINATION
843002AG-01
www.icst.com/products/hiperclocks.html
8
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
below were determined using a 25MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.
CRYSTAL INPUT INTERFACE
The ICS843002-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 3
XTAL_OUT C1 33p X1 18pF Parallel Crystal XTAL_IN C2 27p
ICS843002-01
Figure 3. CRYSTAL INPUt INTERFACE
843002AG-01
www.icst.com/products/hiperclocks.html
9
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
parallel resonant 26.5625MHz crystal is used. The C1=27pF and C2=33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.
LAYOUT GUIDELINE
Figure 4A shows a schematic example of the ICS843002-01. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18 pF
Zo = 50 Ohm VCC R2 10 VCCA + Zo = 50 Ohm VCC VCCO C6 0.1u R4 50 R6 50 -
C3 10uF
C4 0.01u
Logic Control Input Examples
VCC
10 9 8 7 6 5 4 3 2 1
C7 0.1u U1 ICS843002-01
VCC F_SEL0 VCCA nc nPLL_SEL MR nQ0 Q0 VCCO nc
Set Logic Input to '1'
RU1 1K
VCC
Set Logic Input to '0'
RU2 Not Install
R5 50
VCC=3.3V
F_SEL1 XTAL_OUT XTAL_IN TEST_CLK nXTAL_SEL VCC VEE nQ1 Q1 VCCO
VCCO=3.3V
Zo = 50 Ohm + Zo = 50 Ohm VCCO C8 0.1u R7 50 R8 50 -
To Logic Input pins
RD1 Not Install RD2 1K
To Logic Input pins
C2 33pF
X1 25 MHz 18pF C1 27pF
VCC
11 12 13 14 15 16 17 18 19 20
R9 50 C9 0.1u
FIGURE 4A. ICS843002-01 SCHEMATIC EXAMPLE
PC BOARD LAYOUT EXAMPLE
Figure 4B shows an example of ICS843002-01 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example
are listed in the Table 6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.
TABLE 6. FOOTPRINT TABLE
Reference C1, C2 C3 C4, C5, C6, C7, C8 Size 0402 0805 0603
R2 0603 NOTE: Table 6, lists component sizes shown in this layout example.
FIGURE 4B. ICS843002-01 PC BOARD LAYOUT EXAMPLE
843002AG-01
www.icst.com/products/hiperclocks.html
10
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843002-01. Equations and example calculations are also provided.
1. Power Dissipation. The total power dissipation for the ICS843002-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 10% = 3.63V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.63V * 135mA = 490mW Power (outputs)MAX = 30mW/Loaded Output pair If all outputs are loaded, the total power is 2 * 30mW = 60mW
Total Power_MAX (3.63V, with all outputs switching) = 490mW + 60mW = 550mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C.
The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85C with all outputs switching is: 85C + 0.550W * 66.6C/W = 121.6C. This is below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 7. THERMAL RESISTANCE JA
FOR
20-PIN TSSOP, FORCED CONVECTION
JA by Velocity (Linear Feet per Minute)
0
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 114.5C/W 73.2C/W
200
98.0C/W 66.6C/W
500
88.0C/W 63.5C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
843002AG-01
www.icst.com/products/hiperclocks.html
11
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
3. Calculations and Equations.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 5.
VCCO
Q1
VOUT RL 50 VCCO - 2V
FIGURE 5. LVPECL DRIVER CIRCUIT
AND
TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage of V - 2V.
CCO
*
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
=V
CCO_MAX
- 0.9V
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CCO_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. Pd_H = [(V - (V - 2V))/R ] * (V
L
OH_MAX
CCO_MAX
CCO_MAX
-V
OH_MAX
) = [(2V - (V
CCO_MAX
-V
OH_MAX
))/R ] * (V
L
CCO_MAX
-V
OH_MAX
)=
[(2V - 0.9V)/50] * 0.9V = 19.8mW ))/R ] * (V
L
Pd_L = [(V
OL_MAX
- (V
CCO_MAX
- 2V))/R ] * (V
L
CCO_MAX
-V
OL_MAX
) = [(2V - (V
CCO_MAX
-V
OL_MAX
CCO_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843002AG-01
www.icst.com/products/hiperclocks.html
12
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE 8.
JAVS. AIR FLOW TABLE FOR 20 LEAD TSSOP
JA by Velocity (Linear Feet per Minute)
0 200
98.0C/W 66.6C/W
500
88.0C/W 63.5C/W
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards
114.5C/W 73.2C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
TRANSISTOR COUNT
The transistor count for ICS843002-01 is: 2955
843002AG-01
www.icst.com/products/hiperclocks.html
13
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
20 LEAD TSSOP
PACKAGE OUTLINE - G SUFFIX
FOR
TABLE 9. PACKAGE DIMENSIONS
SYMBOL MIN N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 6.40 6.40 BASIC 4.50 20 1.20 0.15 1.05 0.30 0.20 6.60 Millimeters MAX
Reference Document: JEDEC Publication 95, MO-153 www.icst.com/products/hiperclocks.html
14
843002AG-01
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
Marking Package 20 Lead TSSOP 20 Lead TSSOP 20 Lead "Lead-Free" TSSOP 20 Lead "Lead-Free" TSSOP Shipping Packaging tube 2500 tape & reel tube 2500 tape & reel Temperature -30C to 85C -30C to 85C -30C to 85C -30C to 85C
TABLE 10. ORDERING INFORMATION
Part/Order Number ICS843002AG-01 ICS843002AG-01T ICS843002AG-01LF ICS843002AG-01LFT ICS843002A01 ICS843002A01 ICS43002A01L ICS43002A01L
NOTE: Par ts that are ordered with an "LF" to the par t number are the Pb-Free configuration and are RoHS compliant.
The aforementioned trademarks, HiPerClockSTM and FemtoClocksTM are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 843002AG-01
www.icst.com/products/hiperclocks.html
15
REV. B MAY 6, 2005
Integrated Circuit Systems, Inc.
ICS843002-01
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER
REVISION HISTORY SHEET
Rev A A B
Table T10 T10 T5
Page 1 15 15 4
Description of Change Added Lead-Free bullet in Features Section. Added Lead-Free Par t/Order Number in Ordering Information table. Added Lead-Free Marking to Ordering Information Table. AC Characteristics Table - delete Propagation Delay.
Date 1/5/05 1/11/05 5/6/05
843002AG-01
www.icst.com/products/hiperclocks.html
16
REV. B MAY 6, 2005

▲Up To Search▲

Price & Availability of ICS843002-01

	To Download ICS843002-01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .