 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CXP81100 CMOS 8-bit Single Chip Microcomputer Description The CXP81100 is a CMOS 8-bit single chip microcomputer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP81120/81124. 64 pin PQFP (Ceramic) Features * A wide instruction set (213 instructions) which cover various types of data -- 16-bit operation/multiplication and division/ boolean bit operation instructions * Minimum instruction cycle 333ns at 12MHz operation (3.0 to 5.5V) 250ns at 16MHz operation (4.5 to 5.5V) * Applicable EPROM LCC type 27C128, LCC type 27C256 (Maximum 24Kbytes are available.) * Incorporated RAM capacity 832bytes * Peripheral functions -- A/D converter 8-bit, 8-channel, successive approximation method (Conversion time of 20s/16MHz) -- Serial interface Incorporated buffer RAM (Auto transfer for 1 to 32bytes), 1channel Incorporated 8-bit, 8-stage FIFO (Auto transfer for 1 to 8bytes), 1channel -- Timer 8-bit timer 8-bit timer/counter 19-bit time base timer -- PWM output 12bits, 2channels (repetitive frequency 62.5kHz/16MHz) * Interruption 10 factors, 10 vectors, multi-interruption possible * Standby mode SLEEP/STOP * Package 64-pin ceramic PQFP Note) Mask option depends on the type of the CXP81100. Refer to the Products List for details. Structure Silicon gate CMOS IC Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E94X09-ST CXP81100 Pin Assigument in Piggyback Mode PB6 PB7 PA0 PA1 PA2 PA3 Vss VDD 64 PB5 PB4 PB3 PB2 PB1 PB0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PD7 PD6 PD5 PD4 PD3 1 2 3 4 63 62 61 60 NC PA4 PA5 59 58 57 56 55 54 53 PA6 52 51 50 49 PG3/TO PG4 PG5/SCK1 PG6/SO1 PG7/SI1/INT1 PE0/INT0 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF PA7 A12 A15 5 6 7 8 9 10 11 12 13 14 15 A6 A5 A4 A3 A2 A1 A0 NC D0 5 6 7 8 9 10 11 12 13 A7 NC VDD A14 A13 48 47 46 29 28 27 26 25 24 23 22 21 A8 A9 A11 NC OE A10 CE D7 D6 39 38 37 43 42 41 40 45 44 4 3 2 1 32 31 30 14 15 16 17 18 19 20 GND NC D1 D2 D3 D4 D5 16 17 18 19 20 21 22 23 24 36 35 34 33 25 26 27 28 29 30 31 32 Note) 1. NC (Pin 56) is always connected to VDD. 2. VSS (Pins 26 and 58) are both connected to GND. 3. MP (Pin 23) is always connected to GND. EXTAL -2- SCK0 XTAL AVss SO0 RST PD2 PD1 PD0 CS0 Vss MP SI0 CXP81100 Pin Assigument in Evaluator Mode PB6 PB7 PA0 PA1 PA2 PA3 Vss VDD 64 PB5 PB4 PB3 PB2 PB1 PB0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PD7 PD6 PD5 PD4 PD3 1 2 3 63 62 61 60 NC PA4 PA5 59 58 57 56 55 54 53 PA6 52 51 50 49 PG3/TO PG PG5/SCK1 PG6/SO1 PG7/SI1/INT1 PE0/INT0 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF A12 A15 5 6 7 8 9 10 11 A0/D0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 NC RD 11 12 13 14 15 16 17 18 19 20 A6/D6 A5/D5 A4/D4 A3/D3 A2/D2 A1/D1 5 6 7 8 9 10 4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21 A8 A9 A11 NC HALT A10 E/P I/T MON NC VDD A14 A13 4 A7/D7 PA7 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 SYNC GND RST WR NC C2 C1 EXTAL Note) 1. NC (Pin 56) is always connected to VDD. 2. VSS (Pins 26 and 58) are both connected to GND. 3. MP (Pin 23) is always connected to GND. -3- SCK0 XTAL AVss RST SO0 Vss PD2 PD1 PD0 CS0 SI0 MP CXP81100 EPROM Read Timing (Ta=-20 to +75C, VDD=3.0 to 5.5V, Vss=0V reference) Item Address data input delay time Address data hold time Symbol Pin A0 to A15 D0 to D7 A0 to A15 D0 to D7 0 Min. Max. 75 Unit ns ns tACC tIH At 12MHz operation (VDD=3.0 to 5.5V), At 16MHz operation (VDD=4.5 to 5.5V) 0.8VDD A0 to A15 Address data 0.2VDD tACC tIH 0.8VDD Input data 0.2VDD D0 to D7 Products List Products Option item Mask product CXP81120 Package ROM capacity Pull-up resistor for reset pin Power on reset circuit CXP81124 Piggyback/evaluator product CXP81100-U01Q 64-pin ceramic PQFP EPROM 24K bytes Existent Existent 64-pin plastic LQFP 20K bytes 24K bytes Existent/Non-existent Existent/Non-existent -4- CXP81100 Piggyback mode/evaluator mode can be switched as shown below. Piggyback mode Piggyback/evaluator product Pin 1 marking Evaluator mode LCC type EPROM Pin 1 marking Pin 1 index Note) CPU probe Note) Evaluation cap should be connected to CPU probe. Package Outline Unit : mm 64PIN PQFP (CERAMIC) PIN No. 1 INDEX INDEX 64 18.7 0.5 16.3 0.2 52 52 64 PIN No.1 INDEX 1 51 51 1 1.0 0.05 4.5 22.3 0.25 24.7 0.5 1.27 0.13 0.4 0.08 0.3 18.12 0.2 12.02 14.22 6.0 1.05 0.7 33 19 19 33 1.3 0.3 0.75 20 9.48 11.66 15.58 0.2 32 32 0.6 0.9 20 PACKAGE STRUCTURE PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE PQFP-64C-L02 AQFP064-C-0000-B LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT CERAMIC GOLD PLATING 42 ALLOY 5.2g 3.57 0.36 + 0.05 0.15 - 0.02 9.8 MAX -5- |
Price & Availability of CXP81100
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |