View ICS722_230031.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ICS722
LOW COST 27 MHZ 3.3 VOLT VCXO
Description
The ICS722 is a low cost, low-jitter, high-performance 3.3 volt VCXO designed to replace expensive discrete VCXOs modules. The on-chip Voltage Controlled Crystal Oscillator accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by over 100 ppm. Using ICS' patented VCXO techniques, the device uses an inexpensive external pullable crystal in the range of 16.2 to 28 MHz to produce a VCXO output clock at that same frequency. The frequency of the on-chip VCXO is adjusted by an external control voltage input into pin VIN. Because VIN is a high-impedance input, it can be driven directly from an PWM RC integrator circuit. Frequency output increases with VIN voltage input. The usable range of VIN is 0 to 3.3 V. ICS manufactures the largest variety of Set-Top Box and multimedia clock synthesizers for all applications. Consult ICS to eliminate VCXOs, crystals, and oscillators from your board.
Features
* * * * * * * *
Packaged in 8-pin SOIC Operational frequency range of 16.2 MHz to 28 MHz Uses an inexpensive external crystal On-chip patented VCXO with pull range of 230 ppm (minimum) VCXO tuning voltage of 0 to 3.3 V Operating voltage of 3.3 V 12 mA output drive capability at TTL levels Advanced, low-power, sub-micron CMOS process
Block Diagram
VDD VIN
X1 16.2-28MHz Pullable Crystal X2
Voltage Controlled Crystal Oscillator
16.2-28MHz Clock (REFOUT)
GND
MDS 722 A I n t e gra te d C i r c u i t S y s t e m s
1
525 Race Stre et, San Jo se, CA 9 5126
Revision 121404 te l (40 8) 2 97-12 01
w w w. i c st . c o m
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO
Pin Assignment
X1 VDD VIN GND 1 2 3 4 8 7 6 5 X2 DC DC REFOUT
ICS722 8-Pin (150 mil) SOIC
Pin Descriptions
Pin Number
1 2 3 4 5 6 7 8
Pin Name
XI VDD VIN GND REFOUT DC DC X2
Pin Type
Input Power Input Power Output -- -- Input
Pin Description
Crystal connection. Connect to the external pullable crystal. Connect to +3.3 V (0.01f decoupling capacitor recommended). Voltage input to VCXO. Zero to 3.3 V signal which controls the VCXO frequency. Connect to ground. VCXO CMOS level clock output matches the nominal frequency of the crystal. Do not connect anything to this pin. Do not connect anything to this pin. Crystal connection. Connect to a external pullable crystal.
MDS 722 A In te grated Circuit Systems
2
525 Ra ce Street, San Jose, CA 9512 6
Revision 121404 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO
External Component Selection
The ICS722 requires a minimum number of external components for proper operation.
variable load capacitors that "pull" (change) the frequency of the crystal. The crystal specified for use with the ICS722 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF. Recommended Crystal Parameters: Initial Accuracy at 25C Temperature Stability Aging Load Capacitance Shunt Capacitance, C0 C0/C1 Ratio Equivalent Series Resistance
Decoupling Capacitors
A decoupling capacitor of 0.01F should be connected between VDD and GND on pins 2 and 4 as close to the ICS722 as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.
Series Termination Resistor
When the PCB trace between the clock output and the load is over 1 inch, series termination should be used. To series terminate a 50 trace (a commonly used trace impedance), place a 33 resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20.
20 ppm 30 ppm 20 ppm 14 pf 7 pF Max 250 Max 35 Max
The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the ICS722. There should be no via's between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal. See application note MAN05.
Quartz Crystal
The ICS722 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the following section shown must be followed. The oscillation frequency of a quartz crystal is determined by its "cut" and by the load capacitors connected to it. The ICS722 incorporates on-chip
Crystal Tuning Load Capacitors
The crystal traces should include pads for small fixed capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF. The procedure for determining the value of these capacitors can be found in application note MAN05.
MDS 722 A In te grated Circuit Systems
3
525 Ra ce Street, San Jose, CA 9512 6
Revision 121404 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS722. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature Storage Temperature Soldering Temperature 7V
Rating
-0.5 V to VDD+0.5 V 0 to +70C -65 to +150C 260C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature Power Supply Voltage (measured in respect to GND) Reference crystal parameters
Min.
0 +3.15
Typ.
-
Max.
+70 +3.45
Units
C V
Refer to page 3
DC Electrical Characteristics
VDD=3.3 V 5% , Ambient temperature 0 to +70C, unless stated otherwise
Parameter
Operating Voltage Output High Voltage Output Low Voltage Output High Voltage (CMOS Level) Operating Supply Current Short Circuit Current VIN, VCXO Control Voltage
Symbol
VDD VOH VOL VOH IDD IOS VIA
Conditions
IOH = -12 mA IOL = 12 mA IOH = -4 mA No load
Min.
3.15 2.4
Typ.
Max.
3.45 0.4
Units
V V V V
VDD-0.4 6 50 0 3.3
mA mA V
MDS 722 A In te grated Circuit Systems
4
525 Ra ce Street, San Jose, CA 9512 6
Revision 121404 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO
AC Electrical Characteristics
VDD = 3.3 V 5%, Ambient Temperature 0 to +70 C, unless stated otherwise
Parameter
Output Frequency Crystal Pullability VCXO Gain Output Rise Time Output Fall Time Output Clock Duty Cycle Maximum Output Jitter, short term
Symbol
FO FP tOR tOF tD tJ
Conditions
0V< VIN < 3.3 V, Note 1 VIN = VDD/2 + 1 V, Note 1 0.8 to 2.0 V, CL=15 pF 2.0 to 0.8 V, CL=15 pF Measured at 1.4 V, CL=15 pF CL=15 pF
Min.
16.2 + 115
Typ.
Max. Units
28 MHz ppm ppm/V 1.5 1.5 ns ns % ps
120
40
50 110
60
Note 1: External crystal device must conform with Pullable Crystal Specifications listed on page 3.
Thermal Characteristics
Parameter
Thermal Resistance Junction to Ambient
Symbol
JA JA JA JC
Conditions
Still air 1 m/s air flow 3 m/s air flow
Min.
Typ.
150 140 120 40
Max. Units
C/W C/W C/W C/W
Thermal Resistance Junction to Case
Marking Diagram (ICS722M)
8 5
Marking Diagram (ICS722MLF)
8 5
ICS722M ###### YYWW
1 4
722MLF ###### YYWW
1 4
Notes: 1. ###### is the lot number. 2. YYWW is the last two digits of the year and week that the part was assembled. 3. "LF" denotes Pb (lead) free package. 4. Bottom marking: (origin) Origin = country of origin if not USA.
MDS 722 A In te grated Circuit Systems
5
525 Ra ce Street, San Jose, CA 9512 6
Revision 121404 tel (4 08) 297-1 201
w w w. i c s t . c o m
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO
Package Outline and Package Dimensions (8-pin SOIC)
Package dimensions are kept current with JEDEC Publication No. 95
8
Symbol
Millimeters Min Max
Inches Min Max
E INDEX AREA
H
12 D
A A1 B C D E e H h L a
1.35 1.75 1.10 0.25 0.33 0.51 0.19 0.25 4.80 5.00 3.80 4.00 1.27 Basic 5.80 6.20 0.25 0.50 0.40 1.27 8 0
0.0532 0.0688 0.0040 0.0098 0.013 0.020 0.0075 0.0098 .1890 .1968 0.1497 0.1574 0.050 Basic 0.2284 0.2440 0.010 0.020 0.016 0.050 0 8
A A1
h x 45 C
-Ce
B SEATING PLANE L
.10 (.004)
C
Ordering Information
Part / Order Number
ICS722M ICS722MT ICS722MLF ICS722MLFT
Marking
see page 5
Shipping Packaging
Tubes Tape and Reel Tubes Tape and Reel
Package
8-pin SOIC 8-pin SOIC 8-pin SOIC 8-pin SOIC
Temperature
0 to +70 C 0 to +70 C 0 to +70 C 0 to +70 C
"LF" denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
MDS 722 A In te grated Circuit Systems
6
525 Ra ce Street, San Jose, CA 9512 6
Revision 121404 tel (4 08) 297-1 201
w w w. i c s t . c o m

▲Up To Search▲

Price & Availability of ICS722

	To Download ICS722 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .