View SL386D_162048.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SL386
Low Voltage Audio Power AMP
The SL386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value up to 200. The inputs are ground referenced while the output is automatically biased to one half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the SL386 ideal for battery operation. * Battery Operation * Minimum External Parts * Wide Supply Voltage Range: 4 V - 12 V * Low Quiescent Current Drain: 4 mA * Voltage Gains from 20 to 200 * Ground Referenced Input * Self-Centering Output Quiescent Voltage * Low Distortion * Eight Pin Dual-In-Line Package
ORDERING INFORMATION SL386N Plastic SL386D SOIC TA = 0 to 70 C for package
PIN ASSIGNMENT LOGIC DIAGRAM
Pin 4 = GND Pin 6 = Supply Voltage V+
SLS
System Logic Semiconductor
SL386
MAXIMUM RATINGS *
Symbol VCC VIN PD Tstg TJ TL
*
Parameter Supply Voltage Input Voltage Power Dissipation Storage Temperature Junction Temperature Lead Temperature
Value 15 0.4 1.25 -65 to +150 +150 +300
Unit V V W C C C
Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.
RECOMMENDED OPERATING CONDITIONS
Symbol VCC TA Supply Voltage Operating Temperature, All Package Types Parameter Min 4.0 0 Max 12 +70 Unit V C
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or VOUT)VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V ). CC Unused outputs must be left open.
ELECTRICAL CHARACTERISTICS(TA = 25C)
Symbol
+
Parameter
Test Conditions
Guaranteed Limits Min Typ Max 12 8 325 1000 26 46 250 3.0
Unit
V
Operating Supply Voltage Quiescent Current Output Power Voltage Gain Bandwidth Total Harmonic Distortion Power Supply Rejection Ratio Input Resistance Input Bias Current V = 6V, Pins 2 and 3 Open
+
4 V+ = 6 V, VIN = 0 V = 6V, RL =8, THD=10% V+ = 9V, RL =8, THD=10% V+ = 6V, f=1kHz 10F from Pin 1 and 8 V+ = 6V, Pins 1 and 8 Open V = 6V, RL =8, POUT=125mW, f=1kHz, Pins 1 and 8 Open V+ = 6V, f=1kHz, CBYPASS=10F, Pins 1 and 8 Open 30 250 45
+ +
V mA mW dB KHz %
I+ PO AV BW THD
PSRR RIN IB
dB 80 K nA
SLS
System Logic Semiconductor
SL386
APPLICATION INFORMATION
GAIN CONTROL To make the SL386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 K resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 K resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground. Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feeback path. This is done with a series RC from pin 1 to 5 (paralleling the internal 15 K resistor). For 6 dB effective bass boots: R15 K, the lowest value for good stable operation is R=10 K if pin 8 is open. If pins 1 and 8 are bypassed then R as low as 2 K can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater the 9. INPUT BIASING The schematic shows that both inputs are biased to ground with a 50 K resistor. The base current of the input transistors is about 250 nA, so the inputs are at at out 12.5 mV when left open. If the dc source resistance oriving the IL386 is higher than 250 K it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 K, then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unesed input to ground, equal in value to the dc source resistance. Of course all affset problems are eliminated if the input is capacitively coupled. When using the IL386 with higher gains (by pessing the 1.35 K resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 F capacitor or a short to ground depending on the dc source resistance on the driven input.
SCHEMATIC DIAGRAM
SLS
System Logic Semiconductor

▲Up To Search▲

Price & Availability of SL386D

	To Download SL386D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .