View MT28F004B5-1_144975.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

4Mb SMART 5 BOOT BLOCK FLASH MEMORY
FLASH MEMORY
FEATURES
* Seven erase blocks: 16KB/8K-word boot block (protected) Two 8KB/4K-word parameter blocks Four main memory blocks * Smart 5 technology (B5): 5V 10% VCC 5V 10% VPP application/production programming1 * Advanced 0.18m CMOS floating-gate process * Compatible with 0.3m Smart 5 device * Address access time: 80ns * 100,000 ERASE cycles * Industry-standard pinouts * Inputs and outputs are fully TTL-compatible * Automated write and erase algorithm * Two-cycle WRITE/ERASE sequence * Byte- or word-wide READ and WRITE (MT28F400B5, 256K x 16/512K x 8) * Byte-wide READ and WRITE only (MT28F004B5, 512K x 8) * TSOP and SOP packaging options
MT28F004B5 MT28F400B5
5V Only, Dual Supply (Smart 5) 0.18m Process Technology
40-Pin TSOP Type I
48-Pin TSOP Type I
44-Pin SOP2
GENERAL DESCRIPTION
The MT28F004B5 (x8) and MT28F400B5 (x16, x8) are nonvolatile, electrically block-erasable (Flash), programmable, read-only memories containing 4,194,304 bits organized as 262,144 words (16 bits) or 524,288 bytes (8 bits). Writing or erasing the device is done with a 5V VPP voltage, while all operations are performed with a 5V VCC. Due to process technology advances, 5V VPP is optimal for application and production programming. These devices are fabricated with Micron's advanced 0.18m CMOS floating-gate process. The MT28F004B5 and MT28F400B5 are organized into seven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the devices feature a hardware-protected boot block. Writing or erasing the boot block requires either applying a super-voltage to the RP# pin or driving WP# HIGH in addition to executing the normal write or erase sequences. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density and are written and erased with no additional security measures. Please refer to Micron's Web site (www.micron.com/ flash) for the latest data sheet.
OPTIONS
* Timing 80ns access * Configurations 512K x 8 256K x 16/512K x 8 * Boot Block Starting Word Address Top (3FFFFh) Bottom (00000h) * Operating Temperature Range Commercial (0C to +70C) Extended (-40C to +85C) * Packages MT28F400B5 Plastic 44-pin SOP (600 mil) Plastic 48-pin TSOP Type I MT28F004B5 Plastic 40-pin TSOP Type I
Notes:
MARKING
-8 MT28F004B5 MT28F400B5 T B None ET SG2 WG VG
1. This generation of devices does not support 12V VPP compatibility production programming; however, 5V VPP application production programming can be used with no loss of performance. 2. Contact factory for availability.
Part Number Example:
MT28F400B5WG-8 T
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
1
(c)2002, Micron Technology Inc.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Pin Assignment (Top View) 48-Pin TSOP Type I
A15 A14 A13 A12 A11 A10 A9 A8 NC NC WE# RP# VPP WP# NC NC A17 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 A16 BYTE# VSS DQ15/(A-1) DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE# VSS CE# A0
VPP WP# A17 A7 A6 A5 A4 A3 A2 A1 A0 CE# VSS OE# DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
44-PIN SOP1
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 RP# WE# A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE# VSS DQ15/(A-1) DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC
Order Number and Part Marking MT28F400B5WG-8 B MT28F400B5WG-8 T MT28F400B5WG-8 BET MT28F400B5WG-8 TET
DQ11
Order Number and Part Marking MT28F400B5SG-8 B MT28F400B5SG-8 T MT28F400B5SG-8 BET MT28F400B5SG-8 TET
40-Pin TSOP Type I
A16 A15 A14 A13 A12 A11 A9 A8 WE# RP# VPP WP# A18 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 A17 VSS NC NC A10 DQ7 DQ6 DQ5 DQ4 VCC VCC NC DQ3 DQ2 DQ1 DQ0 OE# VSS CE# A0
Order Number and Part Marking MT28F004B5VG-8 B MT28F004B5VG-8 T MT28F004B5VG-8 BET MT28F004B5VG-8 TET Notes: 1. Contact factory for availability.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
2
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Functional Block Diagram
8 Input Buffer
BYTE#1
I/O Control Logic 7 16KB Boot Block 18 (19) 9 8KB Parameter Block 8KB Parameter Block 96KB Main Block Input Buffer A-1 Input Data Latch/Mux 16 128KB Main Block Command Execution Logic State Machine YDecoder 7 Y - Select Gates 8 VPP Switch/ Pump Sense Amplifiers Write/Erase-Bit Compare and Verify X - Decoder/Block Erase Control Input Buffer
Addr.
A0-A17/(18) A9
Buffer/ Latch
9
(10)
Addr. Power (Current) Control Counter
128KB Main Block
DQ15/(A - 1)1 DQ8-DQ141
128KB Main Block
WP# CE# OE# WE# RP# VCC VPP
DQ0-DQ7
Output Buffer DQ15
Status Register
Identification Register
7
Output Buffer
8 Output Buffer MUX
8
Notes: 1. Does not apply to MT28F004B5.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
3
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
PIN DESCRIPTIONS
44-PIN SOP NUMBERS 43 40-PIN TSOP NUMBERS 9 48-PIN TSOP NUMBERS 11 SYMBOL WE# TYPE Input DESCRIPTION Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array. Write Protect: Unlocks the boot block when HIGH if VPP = 5V and RP# = VIH during a WRITE or ERASE. Does not affect WRITE or ERASE operation on other blocks. Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode. Reset/Power-Down: When LOW, RP# clears the status register, sets the internal state machine (ISM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are "Don't Care," and all outputs are High-Z. RP# unlocks the boot block and overrides the condition of WP# when at VHH, and must be held at VIH during all other modes of operation. Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled. Byte Enable: If BYTE# = HIGH, the upper byte is active through DQ8-DQ15. If BYTE# = LOW, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/ (A-1) becomes the least significant address input. Address Inputs: Select a unique, 16-bit word or 8-bit byte. The Q15/(A-1) input becomes the lowest order address when BYTE# = LOW (MT28F400B5) to allow for a selection of an 8-bit byte from the 524,288 available.
2
12
14
WP#
Input
12
22
26
CE#
Input
44
10
12
RP#
Input
14 33
24 -
28 47
OE# BYTE#
Input Input
11, 10, 9, 8, 21, 20, 19, 7, 6, 5, 4, 18, 17, 42, 41, 40, 16,15, 14, 8, 39, 38, 37, 7, 36, 6, 5, 36, 35, 34, 3 4, 3, 2, 1, 40, 13 31 -
25, 24, 23, 22, 21, 20, 19, 18, 8, 7, 6, 5, 4, 3, 2, 1, 48, 17 45
A0-A17/ (A18)
Input
DQ15 (A-1) DQ0-DQ7
15, 17, 19, 21, 24, 26, 28, 30 16, 18, 20, 22, 25, 27, 29 1
25-28, 32-35
-
11
29, 31, 33, 35, 38, 40, 42, 44 30, 32, 34, 36, 39, 41, 43 13
DQ8- DQ14 VPP
23 13, 32 -
30, 31 23, 39 29, 37, 38
37 27, 46 9, 10, 15, 16
VCC VSS NC
Input/ Data I/O: MSB of data when BYTE# = HIGH. Address Input: Output LSB of address input when BYTE# = LOW during READ or WRITE operation. Input/ Data I/Os: Data output pins during any READ operation or Output data input pins during a WRITE. These pins are used to input commands to the CEL. Input/ Data I/Os: Data output pins during any READ operation or Output data input pins during a WRITE when BYTE# = HIGH. These pins are High-Z when BYTE# is LOW. Supply Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the WRITE or ERASE, VPP must be at VPPH (5V). VPP = "Don't Care" during all other operations. Supply Power Supply: +5V 10%. Supply Ground. - No Connect: These pins may be driven or left unconnected.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
4
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
TRUTH TABLE (MT28F400B5)1
FUNCTION RP# CE# OE# WE# WP# BYTE# X X L L H H H H H H H H H H H H H H H H L X X H H H L L L L L L L L L L L L L L L H X X X X X X X X X X X X X H X X H X H X X X X H L X X X X H L X X X X X H H L L X H A0 X X X X X X X X X X X X X X X X X X X X L A9 X X X X X X X X X X X X X X X X X X X X VID VPP X X X X X X VPPH X VPPH VPPH X X VPPH VPPH X VPPH VPPH VPPH VPPH X X DQ0- DQ7 High-Z High-Z Data-Out Data-Out High-Z 20h D0h 10h/40h Data-In Data-In FFh 20h D0h D0h 10h/40h Data-In Data-In Data-In Data-In FFh 89hX DQ8- DQ14 High-Z High-Z Data-Out High-Z High-Z X X X Data-In X X X X X X Data-In Data-In X X X 00h DQ15/ A-1 High-Z High-Z Data-Out A-1 High-Z X X X Data-In A-1 X X X X X Data-In Data-In A-1 A-1 X -
H H Standby L X Reset READ H L READ (word mode) H L READ (byte mode) H L Output Disable WRITE/ERASE (EXCEPT BOOT BLOCK)2 H L ERASE SETUP 3 H L ERASE CONFIRM H L WRITE SETUP H L WRITE (word mode)4 H L WRITE (byte mode)4 H L READ ARRAY5 WRITE/ERASE (BOOT BLOCK)2 H L ERASE SETUP 3 VHH L ERASE CONFIRM H L ERASE CONFIRM3, 6 H L WRITE SETUP 4 VHH L WRITE (word mode) H L WRITE (word mode)4, 6 VHH L WRITE (byte mode)4 4, 6 H L WRITE (byte mode) H L READ ARRAY5 DEVICE IDENTIFICATION7 H L Manufacturer Compatibility (word mode)8 H L Manufacturer Compatibility (byte mode) H L Device (word mode, top boot)8 H L Device (byte mode, top boot) H L Device (word mode, bottom boot)8 H L Device (byte mode, bottom boot) Notes: 1. 2. 3. 4. 5. 6. 7. 8.
L
H
X
L
L
VID
X
89h
High-Z
X
L L L L
H H H H
X X X X
H L H L
H H H H
VID VID VID VID
X X X X
70h 70h 71h 71h
44h High-Z 44h High-Z
- X - X
L = VIL (LOW), H = VIH (HIGH), X = VIL or VIH ("Don't Care"). VPPH = 5V. Operation must be preceded by ERASE SETUP command. Operation must be preceded by WRITE SETUP command. The READ ARRAY command must be issued before reading the array after writing or erasing. When WP# = VIH, RP# may be at VIH or VHH. A1-A8, A10-A17 = VIL. Value reflects DQ8-DQ15.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
5
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
TRUTH TABLE (MT28F004B5)1
FUNCTION RP# CE# H X L L L L L L L L L L L L L L L L L OE# X X L H H H H H H H H H H H H H L L L WE# X X H H L L L L L L L L L L L L H H H WP# X X X X X X X X X X X H X X H X X X X A0 X X X X X X X X X X X X X X X X L H H A9 X X X X X X X X X X X X X X X X VID VID VID VPP X X X X X VPPH X VPPH X X VPPH VPPH X VPPH VPPH X X X X DQ0-DQ7 High-Z High-Z Data-Out High-Z 20h D0h 10h/40h Data-In FFh 20h D0h D0h 10h/40h Data-In Data-In FFh 89h 78h 79h H Standby L RESET READ H READ H Output Disable WRITE/ERASE (EXCEPT BOOT BLOCK)2 H ERASE SETUP H ERASE CONFIRM3 H WRITE SETUP 4 H WRITE H READ ARRAY5 WRITE/ERASE (BOOT BLOCK)2 H ERASE SETUP VHH ERASE CONFIRM3 H ERASE CONFIRM3, 6 H WRITE SETUP 4 VHH WRITE H WRITE4, 6 H READ ARRAY5 7 DEVICE IDENTIFICATION H Manufacturer Compatibility H Device (top boot) H Device (bottom boot) Notes: 1. 2. 3. 4. 5. 6. 7.
L = VIL, H = VIH, X = VIL or VIH. VPPH = 5V. Operation must be preceded by ERASE SETUP command. Operation must be preceded by WRITE SETUP command. The READ ARRAY command must be issued before reading the array after writing or erasing. When WP# = VIH, RP# may be at VIH or VHH. A1-A8, A10-A18 = VIL.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
6
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
FUNCTIONAL DESCRIPTION
The MT28F004B5 and MT28F400B5 Flash memories incorporate a number of features ideally suited for system firmware. The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased with commands to the command execution logic (CEL). The CEL controls the operation of the internal state machine (ISM), which completely controls all WRITE, BLOCK ERASE, and VERIFY operations. The ISM protects each memory location from over-erasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer. The Functional Description provides detailed information on the operation of the MT28F004B5 and MT28F400B5 and is organized into these sections: * * * * * * * * * * * Overview Memory Architecture Output (READ) operations Input Operations Command Set ISM Status Register Command Execution Error Handling WRITE/ERASE Cycle Endurance Power Usage Power-Up (5V) on the VPP pin, before a WRITE or ERASE will be performed on the boot block. The remaining blocks require that only the VPP voltage be present on the VPP pin before writing or erasing.
Hardware-Protected Boot
This block of the memory array can be erased or written only when the RP# pin is taken to VHH or when the WP# pin is brought HIGH. This provides additional security for the core firmware during in-system firmware updates should an unintentional power fluctuation or system reset occur. The MT28F004B5 and MT28F400B5 are available with the boot block starting at the bottom of the address space ("B" suffix) or the top of the address space ("T" suffix).
Selectable Bus Size (MT28F400B5 only)
The MT28F400B5 allows selection of an 8-bit (512K x 8) or 16-bit (256K x 16) data bus for reading and writing the memory. The BYTE# pin is used to select the bus width. In the x16 configuration, control data is read or written only on the lower eight bits (DQ0- DQ7). Data written to the memory array utilizes all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when the x16 configuration is selected, data is written in word form.
Internal State Machine (ISM)
Block erase and byte/word write timing are simplified with an ISM that controls all erase and write algorithms in the memory array. The ISM ensures protection against overerasure and optimizes write margin to each cell. During WRITE operations, the ISM automatically increments and monitors WRITE attempts, verifies write margin on each memory cell and updates the ISM status register. When BLOCK ERASE is performed, the ISM automatically overwrites the entire addressed block (eliminates overerasure), increments and monitors ERASE attempts, and sets bits in the ISM status register.
OVERVIEW Smart 5 Technology (B5)
Smart 5 technology allows maximum flexibility for in-system READ, WRITE and ERASE operations. For 5V-only systems, WRITE and ERASE operations may be executed with a VPP voltage of 5V. Due to process technology advances, 5V VPP is optimal for application and production programming.
Seven Independently Erasable Memory Blocks
The MT28F004B5 and MT28F400B5 are organized into seven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writing by requiring either a super-voltage on the RP# pin or driving the WP# pin HIGH. One of these two conditions must exist, along with the VPP voltage
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
ISM Status Register
The ISM status register enables an external processor to monitor the status of the ISM during WRITE and ERASE operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with a WRITE or ERASE task and when an ERASE has been suspended. Addi7
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
tional error information is set in three other bits: VPP status, write status, and erase status. remaining six blocks do not require that either of these two conditions be met before WRITE or ERASE operations.
Command Execution Logic (CEL)
The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e., memory array, ID register or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.
Boot Block
The hardware-protected boot block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RP# pin is at the specified boot block unlock voltage (VHH) or when the WP# pin is VIH. During a WRITE or ERASE of the boot block, the RP# pin must be held at VHH or the WP# pin held HIGH until the ERASE or WRITE is completed. The VPP pin must be at VPPH (5V) when the boot block is written to or erased. The MT28F004B5 and MT28F400B5 are available in two configurations and top or bottom boot block. The top boot block version supports processors of the x86 variety. The bottom boot block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.
Deep Power-down Mode
To allow for maximum power conservation, the MT28F004B5 and MT28F400B5 feature a very low current, deep power-down mode. To enter this mode, the RP# pin is taken to VSS 0.2V. In this mode, the current draw is a maximum of 20A at 5V VCC. Entering deep power-down also clears the status register and sets the ISM to the read array mode.
MEMORY ARCHITECTURE
The MT28F004B5 and MT28F400B5 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into seven addressable blocks that vary in size and are independently erasable. When blocks rather than the entire array are erased, total device endurance is enhanced, as is system flexibility. Only the ERASE function is block-oriented. All READ and WRITE operations are done on a random-access basis. The boot block is protected from unintentional ERASE or WRITE operations with a hardware protection circuit that requires a super-voltage be applied to RP# or that the WP# pin be driven HIGH before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The
Parameter Blocks
The two 8KB parameter blocks store less sensitive and more frequently changing system parameters and also may store configuration or diagnostic coding. These blocks are enabled for erasure when the VPP pin is at VPPH. No super-voltage unlock or WP# control is required.
Main Memory Blocks
The four remaining blocks are general-purpose memory blocks and do not require a super-voltage on RP# or WP# control to be erased or written. These blocks are intended for code storage, ROM-resident applications or operating systems that require in-system update capability.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
8
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Figure 1 Memory Address Maps Bottom Boot MT28F004B5/400B5xx-xxB
WORD ADDRESS BYTE ADDRESS 3FFFFh 7FFFFh
Top Boot MT28F004B5/400B5xx-xxT
WORD ADDRESS 3FFFFh 3E000h 3DFFFh 3D000h 3CFFFh 3C000h 3BFFFh BYTE ADDRESS 7FFFFh
16KB Boot Block 128KB Main Block
30000h 2FFFFh 60000h 5FFFFh 7C000h 7BFFFh 7A000h 79FFFh 78000h 77FFFh
8KB Parameter Block 8KB Parameter Block 96KB Main Block
128KB Main Block
30000h 2FFFFh 20000h 1FFFFh 40000h 3FFFFh 60000h 5FFFFh
128KB Main Block 128KB Main Block
20000h 1FFFFh 10000h 0FFFFh 20000h 1FFFFh 40000h 3FFFFh
128KB Main Block 96KB Main Block
04000h 03FFFh 03000h 02FFFh 02000h 01FFFh 00000h 08000h 07FFFh 06000h 05FFFh 04000h 03FFFh 00000h 10000h 0FFFFh 20000h 1FFFFh
8KB Parameter Block 8KB Parameter Block
128KB Main Block 16KB Boot Block
00000h 00000h
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
9
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
OUTPUT (READ) OPERATIONS
The MT28F004B5 and MT28F400B5 feature three different types of READS. Depending on the current mode of the device, a READ operation produces data from the memory array, status register or device identification register. In each of these three cases, the WE#, CE# and OE# inputs are controlled in a similar manner. Moving between modes to perform a specific read is described in the Command Execution section. REGISTER may be given to return to the status register read mode. All commands and their operations are described in the Command Set and Command Execution sections.
Identification Registers
A READ of the two 8-bit device identification registers requires the same input sequencing as a READ of the array. WE# must be HIGH, and OE# and CE# must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of BYTE# on the MT28F400B5. A0 is used to decode between the two bytes of the device ID register; all other address inputs are "Don't Care." When A0 is LOW, the manufacturer compatibility ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are High-Z when BYTE# is LOW. When BYTE# is HIGH, DQ8-DQ15 are 00h when the manufacturer compatibility ID is read and 44h when the device ID is read. To get to the identification register read mode, READ IDENTIFICATION may be issued while the device is in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (VID) to the A9 pin. Using this method, the ID register can be read while the device is in any mode. When A9 is returned to VIL or VIH, the device returns to the previous mode.
Memory Array
To read the memory array, WE# must be HIGH, and OE# and CE# must be LOW. Valid data is output on the DQ pins when these conditions have been met and a valid address is given. Valid data remains on the DQ pins until the address changes, or until OE# or CE# goes HIGH, whichever occurs first. The DQ pins continue to output new data after each address transition as long as OE# and CE# remain LOW. The MT28F400B5 features selectable bus widths. When the memory array is accessed as a 256K x 16, BYTE# is HIGH, and data will be output on DQ0- DQ15. To access the memory array as a 512K x 8, BYTE# must be LOW, DQ8-DQ14 are High-Z, and all data is output on DQ0-DQ7. The DQ15/(A - 1) pin becomes the lowest order address input so that 524,288 locations can be read. After power-up or RESET, the device is automatically in the array read mode. All commands and their operations are described in the Command Set and Command Execution sections.
INPUT OPERATIONS
The DQ pins are used either to input data to the array or to input a command to the CEL. A command input issues an 8-bit command to the CEL to control the mode of operation of the device. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write or erase the device is provided in the Command Execution section.
Status Register
Performing a READ of the status register requires the same input sequencing as a READ of the array except that the address inputs are "Don't Care." The status register contents are always output on DQ0- DQ7, regardless of the condition of BYTE# on the MT28F400B5. DQ8-DQ15 are LOW when BYTE# is HIGH, and DQ8-DQ14 are High-Z when BYTE# is LOW. Data from the status register is latched on the falling edge of OE# or CE#, whichever occurs last. If the contents of the status register change during a READ of the status register, either OE# or CE# may be toggled while the other is held LOW to update the output. Following a WRITE or ERASE, the device automatically enters the status register read mode. In addition, a READ during a WRITE or ERASE produces the status register contents on DQ0-DQ7. When the device is in the erase suspend mode, a READ operation produces the status register contents until another command is issued, while in certain other modes, READ STATUS
Commands
To perform a command input, OE# must be HIGH, and CE# and WE# must be LOW. Addresses are "Don't Care" but must be held stable, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "Don't Care" on the MT28F400B5. The command is latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. The condition of BYTE# on the MT28F400B5 has no effect on a command input.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
10
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Memory Array
A WRITE to the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, OE# must be HIGH, CE# and WE# must be LOW, and VPP must be set to VPPH. Writing to the boot block also requires that the RP# pin be at VHH or WP# be HIGH. A0-A17/(A18) provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Details on how to input data to the array are described in the Write Sequence section. Selectable bus sizing applies to WRITEs as it does to READs on the MT28F400B5. When BYTE# is LOW (byte mode), data is input on DQ0-DQ7, DQ8-DQ14 are High-Z and DQ15 becomes the lowest order address input. When BYTE# is HIGH (word mode), data is input on DQ0-DQ15.
COMMAND SET
To simplify writing of the memory blocks, the MT28F004B5 and MT28F400B5 incorporate an ISM that controls all internal algorithms for the WRITE and ERASE cycles. An 8-bit command set is used to control the device. Details on how to sequence commands are provided in the Command Execution section. Table 1 lists the valid commands.
Table 1:
COMMAND RESERVED
Command Set
HEX CODE 00h DESCRIPTION This command and all unlisted commands are invalid and should not be called. These commands are reserved to allow for future feature enhancements. Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after power-up or RESET. Allows the device ID and manufacturer compatibility ID to be read. A0 is used to decode between the manufacturer compatibility ID (A0 = LOW) and device ID (A0 = HIGH). Allows the status register to be read. Please refer to Table 2 for more information on the status register bits. Clears status register bits 3-5, which cannot be cleared by the ISM. The first command given in the two-cycle ERASE sequence. The ERASE is not completed unless followed by ERASE CONFIRM. The second command given in the two-cycle ERASE sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the ERASE. The first command given in the two-cycle WRITE sequence. The write data and address are given in the following cycle to complete the WRITE. Requests a halt of the ERASE and puts the device into the erase suspend mode. When the device is in this mode, only READ STATUS REGISTER, READ ARRAY and ERASE RESUME commands may be executed.
READ ARRAY IDENTIFY DEVICE
FFh 90h
READ STATUS REGISTER CLEAR STATUS REGISTER ERASE SETUP ERASE CONFIRM/RESUME
70h 50h 20h D0h
WRITE SETUP ERASE SUSPEND
40h or 10h B0h
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
11
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
ISM STATUS REGISTER
The 8-bit ISM status register (see Table 2) is polled to check for WRITE or ERASE completion or any related errors. During or following a WRITE, ERASE or ERASE SUSPEND, a READ operation outputs the status register contents on DQ0-DQ7 without prior command. While the status register contents are read, the outputs are not updated if there is a change in the ISM status unless OE# or CE# is toggled. If the device is not in the write, erase, erase suspend or status register read mode, READ STATUS REGISTER (70h) can be issued to view the status register contents. All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The erase, write and VPP status bits must be cleared using CLEAR STATUS REGISTER. If the Vpp status bit (SR3) is set, the CEL does not allow further WRITE or ERASE operations until the status register is cleared. This enables the user to choose when to poll and clear the status register. For example, the host system may perform multiple BYTE WRITE operations before checking the status register instead of checking after each individual WRITE. Asserting the RP# signal or powering down the device also clears the status register.
Table 2:
STATUS BIT # SR7
Status Register
STATUS REGISTER BIT ISM STATUS 1 = Ready 0 = Busy ERASE SUSPEND STATUS 1 = ERASE suspended 0 = ERASE in progress/completed ERASE STATUS 1 = BLOCK ERASE error 0 = Successful BLOCK ERASE WRITE STATUS 1 = WORD/BYTE WRITE error 0 = Successful WORD/BYTE WRITE VPP STATUS 1 = No VPP voltage detected 0 = VPP present RESERVED DESCRIPTION The ISMS bit displays the active status of the state machine during WRITE or BLOCK ERASE operations. The controlling logic polls this bit to determine when the erase and write status bits are valid. Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit remains "1" until an ERASE RESUME is issued. ES is set to "1" after the maximum number of ERASE cycles is executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET. WS is set to "1" after the maximum number of WRITE cycles is executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET. VPPS detects the presence of a VPP voltage. It does not monitor VPP continuously, nor does it indicate a valid VPP voltage. The VPP pin is sampled for 5V after WRITE or ERASE CONFIRM is given. VPPS must be cleared by CLEAR STATUS REGISTER or by a RESET. Reserved for future use.
SR6
SR5
SR4
SR3
SR0-2
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
12
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
COMMAND EXECUTION
Commands are issued to bring the device into different operational modes. Each mode allows specific operations to be performed. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode, and Table 3 lists all command sequences required to perform the desired operation. first cycle. The next cycle is the WRITE, during which the write address and data are issued and VPP is brought to VPPH. Writing to the boot block also requires that the RP# pin be brought to VHH or that the WP# pin be brought HIGH at the same time VPP IS brought to VPPH. The ISM will now begin to write the word or byte. VPP must be held at VPPH until the write is completed (SR7 = 1). While the ISM executes the WRITE, the ISM status bit (SR7) is at "0," and the device does not respond to any commands. Any READ operation produces the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set to a logic 1, the write is complete, and the device goes into the status register read mode until another command is given. After the ISM has initiated the WRITE, it cannot be aborted except by a RESET or by powering down the part. Doing either during a WRITE corrupts the data being written. If only the WRITE SETUP command has been given, the WRITE may be nullified by performing a null WRITE. To execute a null WRITE, FFh must be written when BYTE# is LOW, or FFFFh must be written when BYTE# is HIGH. When the ISM status bit (SR7) is set, the device is in the status register read mode until another command is issued.
Read Array
The array read mode is the initial state of the device upon power-up and after a RESET. If the device is in any other mode, READ ARRAY (FFh) must be given to return to the array read mode. Unlike the WRITE SETUP command (40h), READ ARRAY does not need to be given before each individual read access.
Identify Device
IDENTIFY DEVICE (90h) may be written to the CEL to enter the identify device mode. While the device is in this mode, any READ produces the device ID when A0 is HIGH and manufacturer compatibility ID when A0 is LOW. The device remains in this mode until another command is given.
WRITE Sequence
Two consecutive cycles are needed to write data to the array. WRITE SETUP (40h or 10h) is given in the
Table 3:
COMMANDS
Command Sequences
BUS FIRST CYCLE CYCLES REQ'D OPERATION ADDRESS 1 3 2 1 2 2 2 2 WRITE WRITE WRITE WRITE WRITE WRITE WRITE WRITE X X X X X X X X SECOND CYCLE DATA OPERATION FFh 90h 70h 50h 20h B0h 40h 10h READ READ WRITE WRITE WRITE WRITE ADDRESS IA X BA X WA WA DATA NOTES ID SRD D0h D0h WD WD 1 2, 3 4 5, 6 6, 7 6, 7
READ ARRAY IDENTIFY DEVICE READ STATUS REGISTER CLEAR STATUS REGISTER ERASE SETUP/CONFIRM ERASE SUSPEND/RESUME WRITE SETUP/WRITE ALTERNATE WORD/BYTE WRITE Notes: 1. 2. 3. 4. 5. 6. 7.
Must follow WRITE or ERASE CONFIRM commands to the CEL to enable Flash array READ cycles. IA = Identify Address: 00h for manufacturer compatibility ID; 01h for device ID. ID = Identify Data. SRD = Status Register Data. On x16 (X00) devices BA = Block Address (A12-A17), on x8 (00X) devices BA = Block Address (A13-A18). Addresses are "Don't Care" in first cycle but must be held stable. WA = Address to be written; WD = Data to be written to WA.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
13
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
ERASE Sequence
Executing an ERASE sequence sets all bits within a block to logic 1. The command sequence necessary to execute an ERASE is similar to that of a WRITE. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an ERASE of a block. In the first cycle, addresses are "Don't Care," and ERASE SETUP (20h) is given. In the second cycle, VPP must be brought to VPPH, an address within the block to be erased must be issued, and ERASE CONFIRM (D0H) must be given. If a command other than ERASE CONFIRM is given, the write and erase status bits (SR4 and SR5) are set, and the device is in the status register read mode. After the ERASE CONFIRM (D0h) is issued, the ISM starts the ERASE of the addressed block. Any READ operation outputs the status register contents on DQ0-DQ7. VPP must be held at VPPH until the ERASE is completed (SR7 = 1). When the ERASE is completed, the device is in the status register read mode until another command is issued. Erasing the boot block also requires that either the RP# pin be set to VHH or the WP# pin be held HIGH at the same time VPP is set to VPPH.
ERASE Suspension
The only command that may be issued while an ERASE is in progress is ERASE SUSPEND. This command enables other commands to be executed while pausing the ERASE in progress. When the device has reached the erase suspend mode, the erase suspend status bit (SR6) and ISM status bit (SR7) is set. The device may now be given a READ ARRAY, ERASE RESUME or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device immediately proceeds with the ERASE in progress.
ERROR HANDLING
After the ISM status bit (SR7) has been set, the VPP (SR3), write (SR4) and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the VPP status bit (SR3) is set, further WRITE or ERASE operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.
Table 4:
SR5 0 0 0 0 1 1 1 1
Status Register Error Decode1
SR4 0 0 1 1 0 0 1 1 SR3 0 1 0 1 0 1 0 1 ERROR DESCRIPTION No errors VPP voltage error WRITE error WRITE error, VPP voltage not valid at time of WRITE ERASE error ERASE error, VPP voltage not valid at time of ERASE CONFIRM Command sequencing error or WRITE/ERASE error Command sequencing error, VPP voltage error, with WRITE and ERASE errors
STATUS BITS
Notes: 1. SR3-SR5 must be cleared using CLEAR STATUS REGISTER.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
14
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
WRITE/ERASE CYCLE ENDURANCE
The MT28F004B5 and MT28F400B5 are designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, VPP must be at 5V 10% during WRITE or ERASE cycles. Due to process technology advances, 5V VPP is optimal for application and production programming.
POWER-UP
The likelihood of unwanted WRITE or ERASE operations is minimized because two consecutive cycles are required to execute either operation. However, to reset the ISM and to provide additional protection while VCC is ramping, one of the following conditions must be met: * RP# must be held LOW until VCC is at valid functional level; or * CE# or WE# may be held HIGH and RP# must be toggled from VCC-GND-VCC. After a power-up or RESET, the status register is reset, and the device enters the array read mode.
POWER USAGE
The MT28F004B5 and MT28F400B5 offer several power-saving features that may be utilized in the array read mode to conserve power. Deep power-down mode is enabled by bringing RP# LOW. Current draw (ICC) in this mode is a maximum of 20A at 5V VCC. When CE# is HIGH, the device enters standby mode. In this mode, maximum ICC current is 130A at 5V. If CE# is brought HIGH during a WRITE or ERASE, the ISM continues to operate, and the device consumes the respective active power until the WRITE or ERASE is completed.
Figure 2: Power-Up/Reset Timing Diagram
RP# Note 1 VCC (5V)
t AA
Address
VALID
Data t RWH
VALID
UNDEFINED
NOTE: 1. VCC must be within the valid operating range before RP# goes HIGH.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
15
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Self-Timed WRITE Sequence (WORD or BYTE WRITE)1
Start
Complete WRITE STATUS-CHECK Sequence
Start (WRITE completed)
WRITE 40h or 10h
SR3 = 0? YES
NO
VPP Error 4, 5
VPP = 5V
SR4 = 0? YES
NO
BYTE/WORD WRITE Error5
WRITE Word or Byte Address/Data
WRITE Successful
STATUS REGISTER READ
SR7 = 1? YES Complete Status2 Check (optional)
NO
WRITE Complete 3
Notes: 1. Sequence may be repeated for additional BYTE or WORD WRITEs. 2. Complete status check is not required. However, if SR3 = 1, further WRITEs are inhibited until the status register is cleared. 3. Device will be in status register read mode. To return to the array read mode, the FFh command must be issued. 4. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL. 5. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
16
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
Self-Timed BLOCK ERASE Sequence1
Start
Start (ERASE completed)
Complete BLOCK ERASE STATUS-CHECK Sequence
WRITE 20h
SR3 = 0? YES YES NO VPP Error 5, 6
VPP = 5V
SR4, 5 = 1?
Command Sequence Error6
WRITE D0h, Block Address
NO SR5 = 0?
ERASE Busy
NO
BLOCK ERASE Error6
STATUS REGISTER READ
YES ERASE Successful
NO NO SR7 = 1? YES Complete Status 2 Check (optional) Suspend ERASE? YES Suspend 4 Sequence
ERASE Resumed
ERASE Complete
3
Notes: 1. Sequence may be repeated to erase additional blocks. 2. Complete status check is not required. However, if SR3 = 1, further ERASEs are inhibited until the status register is cleared. 3. To return to the array read mode, the FFh command must be issued. 4. Refer to the ERASE SUSPEND flowchart for more information. 5. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL. 6. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
17
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
ERASE SUSPEND/RESUME Sequence
Start (ERASE in progress)
WRITE B0h (ERASE SUSPEND)
VPP = 5V
STATUS REGISTER READ
SR7 = 1? YES
NO
SR6 = 1? YES WRITE FFh (READ ARRAY)
NO
ERASE Completed
Done Reading? YES WRITE D0h (ERASE RESUME)
NO
Resume ERASE
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
18
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
ABSOLUTE MAXIMUM RATINGS*
Voltage on VCC Supply Relative to VSS ....-0.5V to +6V** Input Voltage Relative to VSS ....................-0.5V to +6V** VPP Voltage Relative to VSS...................... -0.5V to +5.5V RP# or A9 Pin Voltage Relative to Vss ................................... -0.5V to +12.6V Temperature Under Bias..........................-40C to +85C Storage Temperature (plastic) ...............-55C to +125C Power Dissipation ....................................................... 1W *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. **VCC, input and I/O pins may transition to -2V for <20ns and VCC + 2V for <20ns. Voltage may pulse to -2V for <20ns and 14V for <20ns.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C)
PARAMETER/CONDITION 5V Supply Voltage Input High (Logic 1) Voltage, all inputs Input Low (Logic 0) Voltage, all inputs Device Identification Voltage, A9 VPP Supply Voltage SYMBOL VCC VIH VIL VID VPP MIN 4.5 2 -0.5 10 -0.5 MAX 5.5 VCC + 0.5 0.8 12.6 5.5 UNITS V V V V V NOTES 1 1 1 1 1
DC OPERATING CHARACTERISTICS
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C)
PARAMETER/CONDITION OUTPUT VOLTAGE LEVELS (TTL) Output High Voltage (IOH = -2.5mA) Output Low Voltage (IOL = 5.8mA) OUTPUT VOLTAGE LEVELS (CMOS) Output High Voltage (IOH = -100A) INPUT LEAKAGE CURRENT Any input (0V VIN VCC); All other pins not under test = 0V INPUT LEAKAGE CURRENT: VHH INPUT (10V VHH 12.6V = VID) INPUT LEAKAGE CURRENT: RP# INPUT (10V RP# 12.6V = VHH) OUTPUT LEAKAGE CURRENT (DOUT is disabled; 0V VOUT VCC) Notes: 1. All voltages referenced to VSS. SYMBOL VOH1 VOL VOH2 IL MIN 2.4 - VCC - 0.4 -1 MAX - 0.50 - 1 UNITS V V V A NOTES 1 1
IID IHH IOZ
- - -10
500 500 10
A A A
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
19
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
CAPACITANCE
(TA = +25C; f = 1 MHz)
PARAMETER/CONDITION Input Capacitance Output Capacitance SYMBOL CI CO MAX 9 12 UNITS pF pF
READ AND STANDBY CURRENT DRAIN
(Note: 1) Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C)
PARAMETER/CONDITION READ CURRENT: WORD-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH) READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS (CE# 0.2V; OE# VCC - 0.2V; f = 10 MHz; Other inputs 0.2V or VCC - 0.2V; RP# VCC - 0.2V) READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH) READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS (CE# 0.2V; OE# VCC - 0.2V; f = 10 MHz; Other inputs 0.2V or VCC - 0.2V; RP# = VCC - 0.2V) STANDBY CURRENT: TTL INPUT LEVELS VCC power supply standby current (CE# = RP# = VIH; Other inputs = VIL or VIH) STANDBY CURRENT: CMOS INPUT LEVELS VCC power supply standby current (CE# = RP# = VCC - 0.2V) DEEP POWER-DOWN CURRENT: VCC SUPPLY (RP# = VSS 0.2V) STANDBY OR READ CURRENT: VPP SUPPLY (VPP 5.5V) DEEP POWER-DOWN CURRENT: VPP SUPPLY (RP# = VSS 0.2V) SYMBOL ICC1 MAX 55 UNITS mA NOTES 2, 3
ICC2
50
mA
2, 3
ICC3
55
mA
2, 3
ICC4
50
mA
2, 3
ICC5
2
mA
ICC6 ICC8 IPP1 IPP2
130 20 15 5
A A A A
Notes: 1. Vcc = MAX during Icc tests. 2. Icc is dependent on cycle rates. 3. Icc is dependent on output loading. Specified values are obtained with the outputs open.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
20
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
READ TIMING PARAMETERS ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C); VCC = +5V 10%
AC CHARACTERISTICS PARAMETER Read cycle time Access time from CE# Access time from OE# Access time from address RP# HIGH to output valid delay OE# or CE# HIGH to output in High-Z Output hold time from OE#, CE# or address change RP# LOW pulse width SYMBOL RC ACE t AOE t AA t RWH t OD t OH t RP
t t
-8/-8 ET MIN 80 80 40 80 1,000 20 0 60 MAX UNITS ns ns ns ns ns ns ns ns NOTES 1 1
Notes: 1. OE# may be delayed by tACE - tAOE after CE# falls before tACE is affected.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
21
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
AC TEST CONDITIONS
Input pulse levels ..................................0.4V to 2.4V Input rise and fall times ................................. <10ns Input timing reference level ................ 0.8V and 2V Output timing reference level ............. 0.8V and 2V Output load ...................1 TTL gate and CL = 100pF
WORD-WIDE READ CYCLE1
VIH A0-A17/(A18) VIL VALID ADDRESS tRC tAA VIH CE# VIL tACE VIH OE# VIL VIH WE# VIL tOD tAOE VIH DQ0-DQ15 VIL tRWH VIH RP# VIL VALID DATA tOH
DON'T CARE UNDEFINED
TIMING PARAMETERS
Commercial Temperature (0C TA +70C) Extended Temperature (-40C TA +85C) -8/-8 ET SYMBOL
t t
-8/-8 ET UNITS ns 80 40 80 ns ns ns SYMBOL
t t
MIN 80
MAX
MIN
MAX 1,000 20
UNITS ns ns ns
RC ACE AA
RWH OD 0
tAOE t
tOH
Notes: 1. BYTE# = HIGH (MT28F400B5 only).
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
22
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
BYTE-WIDE READ CYCLE1
VIH (A - 1)-A17/(A18) VIL VALID ADDRESS tRC tAA VIH CE# VIL tACE VIH OE# VIL VIH WE# VIL tOD tAOE VIH DQ0-DQ7 VIL VALID DATA tOH
VIH DQ8-DQ14 VIL HIGH-Z tRWH VIH RP# VIL
DON'T CARE UNDEFINED
TIMING PARAMETERS
Commercial Temperature (0C TA +70C) Extended Temperature (-40C TA +85C)
-8/-8 ET SYMBOL
t
-8/-8 ET UNITS ns 80 40 80 ns ns ns SYMBOL
t
MIN 80
MAX
MIN
MAX 1,000 20
UNITS ns ns ns
RC AOE AA
RWH OH 0
tACE t t
tOD t
Notes: 1. BYTE# = LOW (MT28F400B5 only).
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
23
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
RECOMMENDED DC WRITE/ERASE CONDITIONS1
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C); VCC = +5V 10%
PARAMETER/CONDITION VPP WRITE/ERASE lockout voltage VPP voltage during WRITE/ERASE operation Boot block unlock voltage VCC WRITE/ERASE lockout voltage SYMBOL VPPLK VPPH VHH VLKO MIN - 4.5 10 2 MAX 1.5 5.5 12.6 - UNITS V V V V NOTES 2 3
WRITE/ERASE CURRENT DRAIN
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C); VCC = +5V 10%
PARAMETER/CONDITION WORD WRITE CURRENT: VCC SUPPLY WORD WRITE CURRENT: VPP SUPPLY BYTE WRITE CURRENT: VCC SUPPLY BYTE WRITE CURRENT: VPP SUPPLY ERASE CURRENT: VCC SUPPLY ERASE CURRENT: VPP SUPPLY ERASE SUSPEND CURRENT: VCC SUPPLY (ERASE suspended) ERASE SUSPEND CURRENT: VPP SUPPLY (ERASE suspended) SYMBOL ICC9 IPP4 ICC10 IPP5 ICC11 IPP6 ICC12 IPP7 MAX 25 20 25 20 30 40 10 200 UNITS mA mA mA mA mA mA mA A NOTES 4 4 5 5
6
Notes: 1. WRITE operations are tested at VCC/VPP voltages equal to or less than the previous ERASE, and READ operations are tested at VCC voltages equal to or less than the previous WRITE. 2. Absolute WRITE/ERASE protection when VPP VPPLK. 3. When 5V VCC and VPP are used, VCC cannot exceed VPP by more than 500mV during WRITE and ERASE operations. 4. Applies to MT28F400B5 only. 5. Applies to MT28F004B5 and MT28F400B5 with BYTE = LOW. 6. Parameter is specified when device is not accessed. Actual current draw will be ICC12 (5V VCC) plus read current if a READ is executed while the device is in erase suspend mode.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
24
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#- (CE#-)CONTROLLED WRITES
Commercial Temperature (0C TA +70C) and Extended Temperature (-40C TA +85C); VCC = +5V 10% or +5V 5%
AC CHARACTERISTICS PARAMETER WRITE cycle time WE# HIGH pulse width WE# pulse width Address setup time to WE# HIGH Address hold time from WE# HIGH Data setup time to WE# HIGH Data hold time from WE# HIGH CE# setup time to WE# LOW CE# hold time from WE# HIGH VPP setup time to WE# HIGH RP# HIGH to WE# LOW delay RP# at VHH or WP# HIGH setup time to WE# HIGH WRITE duration (WORD or BYTE WRITE) Boot BLOCK ERASE duration Parameter BLOCK ERASE duration Main BLOCK ERASE duration WE# HIGH to busy status (SR7 = 0) VPP hold time from status data valid RP# at VHH or WP# HIGH hold time from status data valid Boot block relock delay time
t t t t t t t t t
-8/-8 ET SYMBOL
t
MIN 80 30 50 50 0 50 0 0 0 200 1,000 100 4.5 100 100 500 200 0 0
MAX
UNITS ns ns ns ns ns ns ns ns ns ns ns ns s ms ms ms ns ns ns
NOTES
WC
WPH (tCPH) WP (tCP)
t t
AS DS
AH DH
t t
CS (tWS)
t
CH (tWH) VPS1
t
1 2 3 2, 3 3 3 4 3 2 5
RS
RHS
WED1 WED2 WED3 WED4
t t t
WB
VPH REL
RHH
t
100
ns
WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS
PARAMETER Boot/parameter BLOCK ERASE time Main BLOCK ERASE time Main BLOCK WRITE time (byte mode) Main BLOCK WRITE time (word mode) Notes: 1. 2. 3. 4. 5. 6. 7. 8. TYP 0.5 1.5 1 1 MAX 7 14 - - UNITS s s s s NOTES 6 6 6, 7, 8 6, 7, 8
Measured with VPP = VPPH = 5V. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete. WRITE/ERASE times are measured to valid status register data (SR7 = 1). Polling status register before tWB is met may falsely indicate WRITE or ERASE completion. t REL is required to relock boot block after WRITE or ERASE to boot block. Typical values measured at TA = +25C. Assumes no system overhead. Typical WRITE times use checkerboard data pattern.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
25
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
WRITE/ERASE CYCLE WE#-CONTROLLED WRITE/ERASE
VIH A0-A17/(A18) VIL VIH CE# VIL VIH OE# VIL VIH WE# VIL VIH VIL VHH VIH RP# 3 VIL VIH WP# 3 VIL tVPS1 [Unlock boot block] tDS CMD in tRS tDH tDS CMD/ Data-in tRHS [Unlock boot block] tDH Status (SR7=0) Status (SR7=1) tRHH CMD in tWP tCS tCH tWC tWPH tWED1/2/3/4 tWB Note 1 tAS tAH tAS AIN tAH
DQ0-DQ7/ DQ0-DQ15 2
tVPH
VPPH VPPLK VPP VIL WRITE SETUP or ERASE SETUP input
[5V VPP]
WRITE or ERASE (block) address asserted, and WRITE data or ERASE CONFIRM issued
WRITE or ERASE executed, status register checked for completion
Command for next operation issued
DON'T CARE
TIMING PARAMETERS
Commercial Temperature (0C TA +70C) Extended Temperature (-40C TA +85C)
-8/-8 ET SYMBOL
t t t t t t t t t t
-8/-8 ET UNITS SYMBOL
t t t t t t t t t
MIN
MAX
MIN
MAX
UNITS
WC
4
80 30 50 50 0 50 0 0 0 200
ns ns ns ns ns ns ns ns ns ns
RS RHS WED1 WED2 WED3 WED4 WB VPH RHH
1,000 100 4.5 100 100 500 200 0 0
ns ns s ms ms ms ns ns ns
WPH4 WP AS AH DS DH CS CH VPS1
4
Notes: 1. Address inputs are "Don't Care" but must be held stable. 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit (MT28F400B5 only).
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002 (c)2002, Micron Technology Inc.
26
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
3. Either RP# at VHH or WP# HIGH unlocks the boot block. 4. Measurements tested under AC Test Condition 1, VCC = 5V 10%.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
27
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
WRITE/ERASE CYCLE CE#-CONTROLLED WRITE/ERASE
VIH A0-A17/(A18) VIL VIH WE# VIL VIH OE# VIL VIH CE# VIL VIH VIL VHH VIH RP# 3 VIL VIH WP#
3
Note 1 tAS tAH tAS
AIN tAH
tWS
tWH tWC
tCP
tCPH
tWED1/2/3/4
tDH tDS CMD in tRS tDS CMD/ Data-in tRHS
tWB tDH Status (SR7=0) Status (SR7=1) tRHH CMD in
DQ0-DQ7/ DQ0-DQ15 2
[Unlock boot block]
[Unlock boot block]
VIL
tVPS1
tVPH
VPPH VPPLK VPP VIL WRITE SETUP or ERASE SETUP input
[5V VPP]
WRITE or ERASE (block) address asserted, and WRITE data or ERASE CONFIRM issued
WRITE or ERASE executed, status register checked for completion
Command for next operation issued
DON'T CARE
TIMING PARAMETERS
Commercial Temperature (0C TA +70C) Extended Temperature (-40C TA +85C)
-8/-8 ET SYMBOL
t t
-8/-8 ET UNITS SYMBOL
t t
MIN
MAX
MIN
MAX
UNITS
WC
4 4
80 30 50 50 0 50 0 0 0 200
ns ns ns ns ns ns ns ns ns ns
RS RHS
1,000 100 4.5 100 100 500 200 0 0
ns ns s ms ms ms ns ns ns
WPH
tWP4 t t t t
tWED1 t t t t
AS AH DS DH
WED2 WED3 WED4 WB
tCS t t
tVPH t
CH VPS1
RHH
Notes: 1. Address inputs are "Don't Care" but must be held stable. 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit (MT28F400B5 only). 3. Either RP# at VHH or WP# HIGH unlocks the boot block.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
28
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
4. Measurements tested under AC Test Condition 1, VCC = 5V 10%.
44-PIN PLASTIC SOP1 (600 mil)
1.113 (28.27) 1.107 (28.12) .050 (1.27) TYP .020 (0.50) .015 (0.38) .007 (0.18) .005 (0.13)
.643 (16.34) .620 (15.74)
.499 (12.68) .493 (12.52)
PIN #1 INDEX .030 (0.76) SEE DETAIL A
.004 (0.10) .106 (2.70) MAX .016 (0.40) .010 (0.25) GAGE PLANE .010 (0.25) .0315 (0.80) .066 (1.72) DETAIL A (ROTATED 90 CW)
Notes: 1. Contact factory for availability 2. All dimensions in millimeters MAX/MIN or typical where noted. 3. Package width and length do not include mold protrusion; allowable mold protrusion is 0.1" per side.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
29
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
40-PIN PLASTIC TSOP I (10mm x 20mm)
.795 (20.20) .780 (19.80) .0197 (0.50) TYP 1 .727 (18.47) .721 (18.31) 40 .010 (0.25)
PIN #1 INDEX .397 (10.08) .010 (0.25) .006 (0.15) .391 (9.93)
20
21 .010 (0.25)
.007 (0.18) .005 (0.13) SEE DETAIL A .047 (1.20) MAX
.004 (0.10) GAGE PLANE .008 (0.20) .002 (0.05)
.024 (0.60) .016 (0.40) DETAIL A .0315 (0.80)
Notes: 1. All dimensions in millimeters MAX/MIN or typical where noted. 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.1" per side.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
30
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
48-PIN PLASTIC TSOP I1 (12mm x 20mm)
.795 (20.20) .780 (19.80) .0197 (0.50) TYP 1 .727 (18.47) .721 (18.31) 48 .010 (0.25)
PIN #1 INDEX
.475 (12.07) .469 (11.91) .010 (0.25) .006 (0.15)
24
25 .010 (0.25)
.004 (0.10) .007 (0.18) .005 (0.12) SEE DETAIL A .047 (1.20) MAX GAGE PLANE .008 (0.20) .002 (0.05) .024 (0.60) .016 (0.40) DETAIL A .0315 (0.80)
Notes: 1. All dimensions in millimeters MAX/MIN or typical where noted. 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.1" per side.
DATA SHEET DESIGNATIONS
No Mark This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
31
(c)2002, Micron Technology Inc.
4Mb SMART 5 BOOT BLOCK FLASH MEMORY
REVISION HISTORY
Rev. 3, ...............................................................................................................................................................................8/02 * Removed PRELIMINARY designation * Changed tRS (MIN) from 600ns to 1,000ns * Changed VOL (MAX)from 0.45V to 0.50V Rev. 2, PRELIMINARY....................................................................................................................................................12/01 * Updated input capacitance specification * Updated tRWH specification Original document, PRELIMINARY, Rev. 1....................................................................................................................7/01
8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron and the Micron and M logos are trademarks and/or service marks of Micron Technology, Inc.
4Mb Smart 5 Boot Block Flash Memory MT28F004B5_3.fm - Rev. 3, Pub. 8/2002
32
(c)2002, Micron Technology Inc.

▲Up To Search▲

Price & Availability of MT28F004B5-1

	To Download MT28F004B5-1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .