Part Number Hot Search : 
MAX7572 OP900SL 9L28050 PJ14126 0A3TC91 C251C AD8210 SGM8554
Product Description
Full Text Search
 

To Download SY10H641L Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 3.3V SINGLE SUPPLY 1:9 PECL-TO-TTL
ClockWorksTM PRELIMINARY SY10H641L SY100H641L
FEATURES
s s s s s s 3.3V power supply PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew specification Latched input Differential ECL internal design VBB output for single-ended operation
DESCRIPTION
The SY10/100H641L are single supply, low skew translating 1:9 clock drivers. Devices in the MicrelSynergy H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance. The devices feature a 24mA TTL output stage with AC performance specified into a 20pF load capacitance. A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns), the latch is transparent. A HIGH on the enable pin (/EN) forces all outputs LOW. The 10H version is compatible with MECL 10KH ECL logic levels. The 100H version is compatible with 100K levels.
s Reset/enable s Extra TTL and ECL power/ground pins s Choice of ECL compatibility: MECL 10KH (10Hxxx) or 100K (100Hxxx) s Available in 28-pin PLCC package
BLOCK DIAGRAM
TTL Outputs Q0
PIN CONFIGURATION
Q6 VT Q7 VT Q8 GT
18 17 16
25 24 23 22 21 20 19
Q1
GT Q5 VT Q4 VT Q3 GT
26 27 28 1 2 3 4 5 6 7 8 9 10 11
GT
TOP VIEW PLCC
15 14 13 12
Q2
VBB D D VE LEN GE EN
GT Q2 VT
Q1 VT
PECL Input D D VBB Q5 LEN EN Q6 D Q Q4
PIN NAMES
Pin GT VT VE GE D, /D Function TTL Ground (0V) TTL VCC (+3.0V) ECL VCC (+3.0V) ECL Ground (0V) Signal Input (PECL) VBB Reference Output (PECL) Signal Outputs (TTL) Enable Input (PECL) Latch Enable Input (PECL)
Q7
VBB Q0 - Q8 /EN
Q8
LEN
Q0 GT
Rev.: D
Q3
Amendment: /0
1
Issue Date: May 2000
Micrel
ClockWorksTM PRELIMINARY SY10H641L SY100H641L
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VE (ECL) VT (TTL) VI (ECL) VOUT (TTL) IOUT (ECL) Rating Power Supply Voltage Input Voltage Disabled 3-State Output Output Current - Continuous - Surge Storage Temperature Operating Temperature Value -0.5 to +7.0 -0.5 to +7.0 0.0 to VE 0.0 to VT Unit V V V mA 50 100 -65 to +150 0 to +85 C C
TRUTH TABLE
D L H X X LEN L L H X /EN L L L H Q L H Q0 L
Tstore TA
NOTE: 1. Do not exceed.
DC ELECTRICAL CHARACTERISTICS
VT = VE = +3.0V to +3.6V
TA = 0C Symbol IEE ICCH ICCL Parameter Power Supply Current ECL TTL Min. -- -- -- Max. 30 30 35 TA = +25C Min. -- -- -- Max. 30 30 35 TA = +85C Min. -- -- -- Max. 30 30 35 Unit mA Condition VE Pin Total all VT pins
TTL DC ELECTRICAL CHARACTERISTICS
VT = VE = +3.0V to +3.6V
TA = 0C Symbol VOH VOL IOS Parameter Output HIGH Voltage Output LOW Voltage Output Short Circuit Current Min. 2.0 -- -100 Max. -- 0.5 -- TA = +25C Min. 2.0 -- -100 Max. -- 0.5 -- TA = +85C Min. 2.0 -- -100 Max. -- 0.5 -- Unit V V mA Condition IOH = -3.0mA IOL = 24mA VOUT = 0V
10H ECL DC ELECTRICAL CHARACTERISTICS
VT = VE = +3.0V to +3.6V
TA = 0C Symbol IIH IIL VIH VIL VBB Parameter Input HIGH Current Input LOW Current Input HIGH Voltage(1) Input LOW Voltage(1) Output Reference Voltage(1) Min. -- 0.5 2.130 1.350 1.920 Max. 225 -- 2.460 1.820 2.030 TA = +25C Min. -- 0.5 2.170 1.350 1.950 Max. 175 -- 2.490 1.820 2.050 TA = +85C Min. -- 0.5 2.240 1.350 1.990 Max. 175 -- 2.580 1.855 2.110 Unit A A V V V Condition -- -- VE = 3.3V VE = 3.3V VE = 3.3V
NOTE: 1. VIH, VIL and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = +3.3V.
2
Micrel
ClockWorksTM PRELIMINARY SY10H641L SY100H641L
100H ECL DC ELECTRICAL CHARACTERISTICS
VT = VE = +3.0V to +3.6V
TA = 0C Symbol IIH IIL VIH VIL VBB Parameter Input HIGH Current Input LOW Current Input HIGH Input LOW Voltage(1) Voltage(1) Voltage(1) Min. -- 0.5 2.135 1.490 1.920 Max. 225 -- 2.420 1.825 2.040 TA = +25C Min. -- 0.5 2.135 1.490 1.920 Max. 175 -- 2.420 1.825 2.040 TA = +85C Min. -- 0.5 2.135 1.490 1.920 Max. 175 -- 2.420 1.825 2.040 Unit A A V V V Condition -- -- VE = 3.3V VE = 3.3V VE = 3.3V
Output Reference
NOTE: 1. VIH, VIL and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = +3.3V.
AC ELECTRICAL CHARACTERISTICS
VT = VE = +3.0V to +3.6V
TA = 0C Symbol tPLH tPHL tskpp tskew++ tskew- - tPLH tPHL tPLH tPHL tr tf fMAX -- -- tS tH Parameter Propagation Delay D to Output Part-to-Part Skew(1,4) Within-Device Skew(2,3,4) Min. 2.0 2.5 -- -- -- 2.0 2.0 -- -- 135 1.5 1.25 0.5 (typ.) 0.5 (typ.) Max. 3.0 3.5 0.5 0.3(7) 0.35(8) 3.5 3.5 1.7 1.6 -- -- -- TA = +25C Min. 2.0 2.5 -- -- -- 2.0 2.0 -- -- 135 1.5 1.25 Max. 3.0 3.5 0.5 0.3(7) 0.35(8) 3.5 3.5 1.7 1.6 -- -- -- TA = +85C Min. 2.0 2.5 -- -- -- 2.0 2.0 -- -- 135 1.5 1.25 Max. 3.0 3.5 0.5 0.3(7) 0.35(8) 3.5 3.5 1.7 1.6 -- -- -- Unit ns ns ns ns ns ns ns MHz ns ns ns ns -- -- -- -- Condition CL = 20pF CL = 20pF CL = 20pF CL = 20pF CL = 20pF CL = 20pF CL = 20pF
Propagation Delay LEN to Output Propagation Delay /EN to Output Output Rise/Fall Time 1.0V to 2.0V Maximum Input Frequency(5,6) Pulse Width Recovery Time Set-up Time Hold Time
0.5 (typ.) 0.5 (typ.)
0.5 (typ.) 0.5 (typ.)
NOTES: 1. Device-to-Device Skew considering HIGH-to-HIGH transitions at common VCC level. 2. Within-Device Skew considering HIGH-to-HIGH transitions at common VCC level. 3. Within-Device Skew considering LOW-to-LOW transitions at common VCC level. 4. All skew parameters are guaranteed but not tested. 5. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing. 6. The fMAX value is specified as the minimum guaranteed maximum frequency. Actual operational maximum frequency may be greater. 7. VT = VE = +3.15V to +3.45V, (i.e. VE +/- 5%). 8. VT = VE = +3.0V to +3.6V, (i.e. VE +/- 10%).
3
Micrel
ClockWorksTM PRELIMINARY SY10H641L SY100H641L
TTL SWITCHING CIRCUIT
VEE USE 0.1F CAPACITORS FOR DECOUPLING. PECL 50 COAX PULSE GENERATOR IN DEVICE UNDER TEST TTL OUT 450 VCC & VCCO
50 COAX
50 COAX
USE OSCILLOSCOPE INTERNAL 50 LOAD FOR TERMINATION.
CH A OSCILLOSCOPE
CH B
ECL/TTL PROPAGATION DELAY -- SINGLE ENDED
50% VIN Tpd++ 1.5V VOUT Tpd- -
ECL/TTL WAVEFORMS: RISE AND FALL TIMES
2.0V VOUT Trise Tfall 0.8V
PRODUCT ORDERING CODE LOGIC DIAGRAM
Ordering Code SY10H641LC SY10H641LJCTR SY100H641LJC SY100H641LJCTR Package Type J28-1 J28-1 J28-1 J28-1 Operating Range Commercial Commercial Commercial Commercial
4
Micrel
ClockWorksTM PRELIMINARY SY10H641L SY100H641L
28 LEAD PLCC (J28-1)
Rev. 03
MICREL-SYNERGY
TEL
3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
FAX
+ 1 (408) 980-9191
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. (c) 2000 Micrel Incorporated
5


▲Up To Search▲   

 
Price & Availability of SY10H641L

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X