![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
19-2123; Rev 2; 7/03 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface General Description The MAX5741 quad, 10-bit, low-power, buffered voltage-output, digital-to-analog converter (DAC) is packaged in a space-saving 10-pin MAX package (5mm 3mm). The wide supply voltage range of +2.7V to +5.5V and 229A supply current accommodates lowpower and low-voltage applications. DAC outputs employ on-chip precision output amplifiers that swing Rail-to-Rail(R). The MAX5741's reference input accepts a voltage range from 0 to VDD. In power-down the reference input is high impedance, further reducing the system's total power consumption. The 20MHz, 3-wire SPITM, QSPITM, MICROWIRETM and DSP-compatible serial interface saves board space and reduces the complexity of opto- and transformer-isolated applications. The MAX5741 on-chip power-on reset (POR) circuit resets the DAC outputs to zero and loads the output with a 100k resistor to ground. This provides additional safety for applications that drive valves or other transducers that need to be off on power-up. The MAX5741's software controlled power-down reduces supply current to less than 0.1A and provides softwareselectable output loads (1k, 100k, or high impedance) while in power-down. The MAX5741 is specified over the -40C to +125C extended temperature range and available in a 10-pin MAX package o Ultra-Low Power Consumption 229A at VDD = +3.6V 271A at VDD = +5.5V o Wide +2.7V to +5.5V Single-Supply Range o 10-Pin MAX Package o 0.3A Power-Down Current o Guaranteed 10-Bit Monotonicity (1LSB DNL) o Safe Power-Up Reset to Zero Volts at DAC Output o Three Software-Selectable Power-Down Impedances (100k, 1k, Hi-Z) o Fast 20MHz, 3-Wire SPI, QSPI, and MICROWIRECompatible Serial Interface o Rail-to-Rail Output Buffer Amplifiers o Schmitt-Triggered Logic Inputs for Direct Interfacing to Optocouplers o Wide -40C to +125C Operating Temperature Range Features MAX5741 Applications Automatic Tuning Gain and Offset Adjustment Power Amplifier Control Process Control I/O Boards Battery-Powered Instruments VCO Control PART MAX5741EUB MAX5741AUB Ordering Information TEMP RANGE -40C to +85C -40C to +125C PIN-PACKAGE 10 MAX 10 MAX Pin Configuration TOP VIEW CS 1 10 OUTD 9 OUTC OUTB OUTA REF Functional Diagram appears at end of data sheet. SCLK VDD GND 2 3 4 5 MAX5741 8 7 6 Rail-to-Rail is a registered trademark of Nippon Motorola, Inc. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor, Corp. DIN MAX ________________________________________________________________ Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com. 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 ABSOLUTE MAXIMUM RATINGS VDD to GND ..............................................................-0.3V to +6V OUT_, SCLK, DIN, CS, REF to GND...............-0.3 to (VDD+0.3V) Maximum Continuous Current Into Any Pin......................50mA Continuous Power Dissipation (TA = +70C) 10-Pin MAX (derate 6.9 mW/C above +70C) ..........555mW Operating Temperature Range .........................-40C to +125C Junction Temperature........................................-65C to +150C Storage Temperature Range .............................-65C to +150C Lead Temperature (soldering, 10s) .................................+300C Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS (VDD = +2.7V to +5.5V, GND = 0, VREF = VDD, RL = 5k, CL = 200pF, TA = TMIN to TMAX, unless otherwise noted. Typical values are VDD = +5V, TA = +25C.) PARAMETER STATIC ACCURACY (Note 1) Resolution Integral Nonlinearity Error Differential Nonlinearity Error Zero-Code Error Zero-Code Error Tempco Gain Error Gain-Error Tempco Power-Supply Rejection Ratio REFERENCE INPUT Reference Input Voltage Range Reference Input Impedance Power-Down Reference Current DAC OUTPUT Output Voltage Range DC Output Impedance Short-Circuit Current Wake-Up Time Output Leakage Current No load (Note 4) Code = 200 hex VDD = +3V VDD = +5V VDD = +3V VDD = +5V Power-down mode = output high impedance 0 0.8 15 48 8 8 18 VDD V mA s nA VREF RREF In operation In power-down mode In power-down mode (Note 3) 0 32 45 2 1 10 VDD 63 V k M A PSRR Code = 3FF hex, VDD = 10% GE Code = 3FF hex 0.26 58.8 N INL DNL OE (Note 2) Guaranteed monotonic (Note 2) Code = 000 0.4 2.3 3 10 0.5 4 1 1.5 Bits LSB LSB % of FS ppm/C % of FS ppm/C dB SYMBOL CONDITIONS MIN TYP MAX UNITS 2 _______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface ELECTRICAL CHARACTERISTICS (continued) (VDD = +2.7V to +5.5V, GND = 0, VREF = VDD, RL = 5k, CL = 200pF, TA = TMIN to TMAX, unless otherwise noted. Typical values are VDD = +5V, TA = +25C.) PARAMETER DIGITAL INPUTS (SCLK, DIN, CS) Input High Voltage Input Low Voltage Input Leakage Current Input Capacitance DYNAMIC PERFORMANCE Voltage Output Slew Rate Voltage Output Settling Time Digital Feedthrough Digital-Analog Glitch Impulse DAC-to-DAC Crosstalk POWER REQUIREMENTS Supply Voltage Range Supply Current with No Load Power-Down Supply Current VDD IDD IDDPD All digital inputs at 0 or VDD = 3.6V All digital inputs at 0 or VDD = 5.5V All digital inputs at 0 or VDD = 5.5V 2.7 230 270 0.29 5.5 395 420 1 V A A SR 100 hex to 300 hex (Note 3) Any digital inputs from 0 to VDD Major carry transition (Code 1FF hex to Code 200 hex) 0.5 4 0.15 12 2.4 10 V/s s nV-s nV-s nV-s VIH VIL IIN CIN VDD = +3V, +5V VDD = +3V, +5V Digital inputs = 0 or VDD 0.1 5 0.7 VDD 0.3 VDD 1 V V A pF SYMBOL CONDITIONS MIN TYP MAX UNITS MAX5741 TIMING CHARACTERISTICS (VDD = 2.7V to 5.5V, GND = 0, TA = TMIN to TMAX, unless otherwise noted.) PARAMETER SCLK Clock Frequency SCLK Pulse Width High SCLK Pulse Width Low CS Fall to SCLK Rise Setup Time SCLK Fall to CS Rise Setup Time DIN to SCLK Fall Setup Time DIN to SCLK Fall Hold Time CS Pulse Width High SYMBOL f SCLK tCH tCL tCSS tCSH tDS tDH tCSW CONDITIONS MIN 0 25 25 10 10 15 0 80 TYP MAX 20 UNITS MHz ns ns ns ns ns ns ns Note 1: Note 2: Note 3: Note 4: Note 5: DC specifications are tested without output loads. Linearity guaranteed from code 29 to code 995. Limited with test conditions. Offset and gain error limit the FSR. Guaranteed by design. _______________________________________________________________________________________ 3 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 __________________________________________Typical Operating Characteristics (VREF = VDD, TA = +25C, unless otherwise noted.) INTEGRAL NONLINEARITY vs. CODE, TA = +25C MAX5741 toc01 DIFFERENTIAL NONLINEARITY vs. CODE, TA = +25C 0.20 0.15 0.10 DNL (LSB) 0.05 0 -0.05 -0.10 -0.15 -0.20 -0.25 -24 0 256 512 CODE 768 1024 0 MAX5741 toc02 TOTAL UNADJUSTED ERROR vs. CODE, TA = +25C MAX5741 toc03 4 3 2 VDD = +3V INL (LSB) 1 0 -1 -2 -3 -4 0 256 512 CODE 768 VDD = +5V 0.25 1 TOTAL UNADJUSTED ERROR (%) -4 -9 -14 VDD = +3V AND +5V -19 1024 256 512 CODE 768 1024 INTEGRAL NONLINEARITY vs. CODE, TA = +40C MAX5741 toc04 DIFFERENTIAL NONLINEARITY vs. CODE, TA = -40C MAX5741 toc05 TOTAL UNADJUSTED ERROR vs. CODE, TA = -40C MAX5741 toc06 4 3 2 VDD = +5V 0.25 0.20 0.15 0.10 DNL (LSB) 0.05 0 -0.05 -0.10 -0.15 -0.20 -0.25 1 TOTAL UNADJUSTED ERROR (%) -4 VDD = +3V AND +5V INL (LSB) 1 0 -1 -2 -3 -4 0 256 512 CODE 768 1024 VDD = +3V -9 -14 -19 -24 0 256 512 CODE 768 1024 0 256 512 CODE 768 1024 INTEGRAL NONLINEARITY vs. CODE, TA = +125C MAX5741 toc07 DIFFERENTIAL NONLINEARITY vs. CODE, TA = +125C MAX5741 toc08 TOTAL UNADJUSTED ERROR vs. CODE, TA = +125C MAX5741 toc09 4 3 2 VDD = +3V 0.25 0.20 0.15 0.10 DNL (LSB) 0.05 0 -0.05 -0.10 -0.15 -0.20 -0.25 1 TOTAL UNADJUSTED ERROR (%) -4 VDD = +3V AND +5V INL (LSB) 1 0 -1 -2 -3 -4 0 256 512 CODE 768 1024 VDD = +5V -9 -14 -19 -24 0 256 512 CODE 768 1024 0 256 512 CODE 768 1024 4 _______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Typical Operating Characteristics (continued) (VREF = VDD, TA = +25C, unless otherwise noted.) WORST-CASE INL AND DNL vs. TEMPERATURE MAX5741 toc10 SOURCE-AND-SINK CURRENT CAPABILITY (VDD = +3V) MAX5741 toc11 SOURCE-AND-SINK CURRENT CAPABILITY (VDD = +5V) 4.5 4.0 3.5 VOUT (V) 3.0 2.5 2.0 1.5 1.0 VDD = 5V CODE = C00 HEX, SOURCING CURRENT FROM OUT_ CODE = 400 HEX, SINKING CURRENT INTO OUT_ CODE = 000 HEX, SINKING CURRENT INTO OUT_ 0 2 4 6 8 10 12 14 16 CODE = FFF HEX, SOURCING CURRENT FROM OUT_ MAX5742 toc12 4 3 2 INL AND DNL (LSB) 3.0 2.5 2.0 VOUT (V) 1.5 1.0 0.5 0 CODE = C00 HEX, SOURCING CURRENT FROM OUT_ CODE = 400 HEX, SINKING CURRENT INTO OUT_ CODE = 000 HEX, SINKING CURRENT INTO OUT_ 0 2 4 6 8 10 12 14 CODE = FFF HEX, SOURCING CURRENT FROM OUT_ 5.0 1 0 -1 MAXIMUM DNL MAXIMUM INL MINIMUM DNL -2 -3 -4 -40 -20 0 20 40 MINIMUM INL 0.5 0 16 60 80 100 120 TEMPERATURE (C) ISOURCE/SINK (mA) ISOURCE/SINK (mA) SUPPLY CURRENT vs. SUPPLY VOLTAGE MAX5741 toc13 POWER-DOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE POWER-DOWN SUPPLY CURRENT (nA) MAX5741 toc14 290 270 SUPPLY CURRENT (A) 250 230 210 190 170 150 2.7 3.2 3.7 4.2 4.7 5.2 SUPPLY VOLTAGE (V) CODE = 3FF HEX 300 250 200 150 100 50 0 2.7 3.2 3.7 4.2 4.7 5.2 SUPPLY VOLTAGE (V) SUPPLY CURRENT vs. CS INPUT VOLTAGE MAX5741 toc15 SUPPLY CURRENT vs. TEMPERATURE 280 SUPPLY CURRENT (A) 270 VDD = +5.5V 260 250 240 230 220 210 200 VDD = +3.6V MAX5721 toc16 900 800 SUPPLY CURRENT (A) 700 600 500 400 300 200 100 0 0 1 2 3 4 5 CS INPUT VOLTAGE (V) VDD = +3V VDD = +5V 290 -40 -20 0 20 40 60 80 100 120 TEMPERATURE (C) _______________________________________________________________________________________ 5 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Typical Operating Characteristics (continued) (VREF = VDD, TA = +25C, unless otherwise noted.) FULL-SCALE SETTLING TIME (VDD = +5V) MAX5741 toc17 FULL-SCALE SETTLING TIME (VDD = +5V) MAX5741 toc18 VSCLK 5V/div VSCLK 5V/div VOUT_ 1V/div CODE 000 TO 3FF HEX RL = 5k CL = 200pF 1s/div CODE 3FF HEX TO 000 RL = 5k CL = 200pF 1s/div VOUT_ 1V/div HALF-SCALE SETTLING TIME (VDD = +3V) MAX5741 toc19 HALF-SCALE SETTLING TIME (VDD = +3V) MAX5721 toc20 VSCLK 5V/div VSCLK 5V/div VOUT_ 1V/div CODE 100 HEX TO 300 HEX RL = 5k CL = 200pF 1s/div CODE 300 HEX TO 100 HEX RL = 5k CL = 200pF 1s/div VOUT_ 1V/div EXITING POWER-DOWN (VDD = +5V) MAX5741 toc21 DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +5V) VSCLK 5V/div MAX5741 toc22 SCLK, fSCLK = 500kHz 2V/div CODE 200 HEX VOUT_ 1V/div CODE 1FF HEX TO 200 HEX VOUT_ AC-COUPLED, 20mV/div 5s/div 1s/div 6 _______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Typical Operating Characteristics (continued) (VREF = VDD, TA = +25C, unless otherwise noted.) DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +3V) DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +5V) SCLK, fSCLK = 500kHz, 2V/div MAX5741 toc23 MAX5741 toc24 SCLK, fSCLK = 500kHz, 2V/div CODE 1FF HEX TO 200 HEX VOUT_ AC-COUPLED, 50mV/div CODE 200 HEX TO 1FF HEX 1s/div VOUT_ AC-COUPLED, 50mV/div 1s/div DIGITAL-TO-ANALOG GLITCH IMPULSE (VDD = +3V) POWER-ON RESET, FAST RISE TIME (VDD = +5V) SCLK, fSCLK = 500kHz, 1V/div MAX5741 toc25 MAX5741 toc26 VDD 2V/div CODE 200 HEX TO 1FF HEX 1s/div VOUT_ AC-COUPLED, 20mV/div VDD RISE TIME = 20s VOUT_ AC-COUPLED, 10mV/div 20s/div POWER-ON RESET, SLOW RISE TIME (VDD = +5V) POWER-ON RESET, FAST RISE TIME (VDD = +3V) VDD 2V/div VDD RISE TIME = 20s MAX5741 toc27 MAX5741 toc28 VDD RISE TIME = 76s VDD 2V/div VOUT_ AC-COUPLED, 2mV/div VOUT_ AC-COUPLED, 10mV/div 40s/div 20s/div _______________________________________________________________________________________ 7 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Typical Operating Characteristics (continued) (VDD = +3V, VREF = VDD, TA = +25C, unless otherwise noted.) POWER-ON RESET, SLOW RISE-TIME (VDD = +3V) CLOCK FEEDTHROUGH (VDD = +5V) MAX5741 toc30 MAX5741 toc29 VDD 2V/div VDD RISE TIME = 72s SCLK, 2V/div VOUT_ AC-COUPLED 2mV/div VOUT_, AC-COUPLED 1mV/div 40s/div 2s/div CODE 200 HEX, fSCLK = 50kHz CLOCK FEEDTHROUGH (VDD = +3V) MAX5741 toc31 LINE TRANSIENT RESPONSE (VDD = +5V) MAX5741 toc32 SCLK, 2V/div VDD, AC-COUPLED, 100mV/div VOUT_, AC-COUPLED 1mV/div VOUT_ AC-COUPLED, 10mV/div 2s/div CODE 200 HEX, fSCLK = 50kHz 20s/div LINE TRANSIENT RESPONSE (VDD = +3V) CROSSTALK (VDD = +5V) MAX5741 toc34 MAX5741 toc33 VDD, AC-COUPLED, 100mV/div VOUTA, 2V/div CODE 3FF HEX TO 008 HEX VOUT_ AC-COUPLED, 10mV/div VOUTB, AC-COUPLED 1mV/div 20s/div 2s/div 8 _______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface Pin Description PIN 1 2 3 4 5 6 7, 8, 9, 10 NAME CS SCLK VDD GND DIN REF OUTA-OUTD Chip-Select Input Serial Clock Input Power-Supply Input Ground Serial Data Input External Reference Voltage Input DAC Voltage Outputs. Power-on reset sets DAC registers to zero, and internally connects OUT to GND with 100k resistor. FUNCTION MAX5741 Detailed Description The MAX5741 contains four 10-bit, voltage-output, lowpower digital-to-analog converters (DACs). Each DAC employs a resistor word string architecture that converts a 10-bit digital input word to an equivalent analog output voltage proportional to the applied reference voltage. The MAX5741 shares one reference input (REF) between all four DACs. The MAX5741 includes rail-to-rail output buffer amplifiers for each DAC, and input logic for simple microprocessor (P), and CMOS interfaces. The power-supply range is from +2.7V to +5.5V (Functional Diagram). The MAX5741's reference input accepts a voltage range from 0 to VDD. In powerdown mode the reference input is high impedance. The MAX5741 is compatible with the 3-wire SPI, QSPI, MICROWIRE, and DSP serial interface with Schmitt-triggered logic inputs. Output Buffer Amplifiers All DACs are internally buffered at the output. The buffer amplifiers have both rail-to-rail common mode and (GND to VREF) output voltage range. The buffers are unity-gain stable with CL = 200pF and RL = 5k. Buffer amplifiers are disabled during power-up and individual DAC outputs are shorted to GND through a 100k resistor. Buffer amplifiers can individually or altogether be powered-down by programming the input register control bits. During power down, contents of the input and DAC registers remain the same. On wake-up all DAC outputs are restored to their prepower down voltage values. Power-Down Mode In power-down mode, the DAC outputs are programmed to one of three output states, 1k, 100k, or floating (Table 1). The REF input is high impedance (2M typ) to conserve current drain from the system reference; therefore, the system reference does not have to be powered-down. The DAC outputs return to the values contained in the registers when brought out of power-down. The recovery time, from total powerdown to power-up, is 8s. This extra time is needed to allow the internal bias to wake-up. Power-down mode reduces current consumption to 0.3A. Reference Input and DAC Output Range The reference input accepts positive DC and AC signals. The voltage at REF sets the full-scale output voltage of the four DACs. The reference input voltage range is 0 to VDD. The impedance at REF is 45k. The voltage at REF can vary from GND to VDD. The output voltages (VOUT_) are represented by a digitally programmable voltage source as: VOUT_ = (VREF D) / 210 where D is the decimal equivalent of binary DAC input code ranging from 0 to 1023. VREF is the voltage at REF. 3-Wire Serial Interface The MAX5741 digital interface is a standard 3-wire connection compatible with SPI/QSPI/MICROWIRE/DSP interfaces. The chip-select input (CS) frames the serial data loading at DIN. Immediately following CS high-tolow transition, the data is shifted synchronously and latched into the input register on the falling edge of the serial clock input (SCLK). After 16 bits have been loaded into the serial input register, it transfers its con9 _______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Table 1. Power-Down Mode Control EXTENDED CONTROL C3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D9-D3 X X X X X X X X X X X X X X X X X X X X D4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 DATA BITS D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 S1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 S0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 DAC A DAC A DAC A DAC A DAC B DAC B DAC B DAC B DAC C DAC C DAC C DAC C DAC D DAC D DAC D DAC D DAC A-D DAC A-D DAC A-D DAC A-D DAC O/P, wake-up Floating output Output is terminated with 1k Output is terminated with 100k DAC O/P, wake-up Floating output Output is terminated with 1k Output is terminated with 100k DAC O/P, wake-up Floating output Output is terminated with 1k Output is terminated with 100k DAC O/P, wake-up Floating output Output is terminated with 1k Output is terminated with 100k DAC O/P, wake-up Floating output Output is terminated with 1k Output is terminated with 100k DESCRIPTION FUNCTION X = Don't Care tents to the DAC latch. CS may then either be held low or brought high. CS must be brought high for a minimum of 80ns before the next write sequence, since a write sequence is initiated on a falling edge of CS. Not keeping CS low during the first 15 SCLK cycles discards input data. The serial clock (SCLK) can idle either high or low between transitions. The MAX5741 has two internal registers per DAC, the input register and the DAC register. The input register holds the data that is waiting to be shifted to the DAC register. All four input registers can be loaded without updating the output. This function is useful when all outputs need to be updated at the same time. The input register can be made transparent. When the input register is transparent, the data written into DIN loads directly to the DAC register and the output is updated. The DAC output is not updated until data is written to the DAC register. See Table 2 for a list of serial-interface programming commands. Power-On Reset (POR) The MAX5741 has an internal POR circuit. At power-up all DACs are powered-down and OUT_ is terminated to GND through 100k resistors. Contents of input and DAC registers are cleared to all zero. 8s recovery time after issuing a wake-up command is needed before writing to the DAC registers. Power-down mode control commands can be applied immediately with no recovery time. C3-C0 are control bits. The data bits D9 to D0 are in straight binary format. Set bits S1 and S0 to zero. All zeros correspond to zero scale and all ones correspond to full scale. 10 ______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 CONTENTS OF INPUT SHIFT D15 (MSB) C3 C2 C1 C0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D0 (LSB) S1 S0 Figure 1. 16-Bit Input Word tCH SCLK tCL tCSW tCSS tDH tDS CS tCSH DIN C3 SO Figure 2. Timing Diagram Digital Inputs The digital inputs are compatible with CMOS logic. In order to save power and reduce input to output coupling, SCLK and DIN input buffers are powered down immediately after completion of shifting 16 bits into the input shift register. A high to low transition at CS powers up SCLK and DIN input buffers. Applications Information Unipolar Output The typical application circuit (Figure 3) shows the MAX5741 configured for a unipolar output, where the output voltages and the reference inputs have the same polarity. Table 3 lists the unipolar output codes. Bipolar Output The MAX5741 can be configured for bipolar operation using a dual supply op amp (Figure 4). The transfer function for bipolar operation is: 2D VOUT = VREF - 1 1024 ______________________________________________________________________________________ 11 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Table 2. Serial-Interface Programming Commands CONTROL C3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 C2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 C1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 C0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 DATA BITS D9-D0 X X X X X X X X X X X X X X X S1-S0 X X X X X X X X X X X X X X X DAC A B C D A B C D A B C D A-D A-D A-D FUNCTION Input register transparent, data shifted directly to DAC register, OUTA updated Input register transparent, data shifted directly to DAC register, OUTB updated Input register transparent, data shifted directly to DAC register, OUTC updated Input register transparent, data shifted directly to DAC register, OUTD updated Data shifted to input register, OUTA unchanged Data shifted to input register, OUTB unchanged Data shifted to input register, OUTC unchanged Data shifted to input register, OUTD unchanged Shift data from input register to DAC register, OUTA updated Shift data from input register to DAC register, OUTB updated Shift data from input register to DAC register, OUTC updated Shift data from input register to DAC register, OUTD updated Input registers transparent, data shifted directly to DAC registers, OUTA-OUTD updated Data shifted to input registers, OUTA-OUTD unchanged Shift data from input registers to DAC registers, OUTA-OUTD updated X = Don't Care +2.7V TO +5.5V R1 R2 V+ +2.7V TO +5.5V REF IN OUT DAC_ MAX6050 GND GND MAX5741 MAX5741 OUT_ DAC_ OUT_ VDD REF VDD VOUT VR1 = R2 Figure 3. Typical Operating Circuit, Unipolar Output Figure 4. Bipolar Output Circuit 12 ______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Table 3. Unipolar Code Table DAC CONTENTS 1111 1111 1100 ANALOG OUTPUT Table 4. Bipolar Code Table DAC CONTENTS 1111 1111 1100 ANALOG OUTPUT 1023 VREF 1024 513 VREF 1024 VREF 2 511 VREF 1024 1 VREF 1024 0 511 + VREF 512 1 + VREF 512 0 -VREF 1000 0000 0100 1000 0000 0100 1000 0000 0000 1000 0000 0000 0111 1111 1100 1 512 511 512 0111 1111 1100 0000 0000 0100 0000 0000 0000 -VREF 0000 0000 0100 0000 0000 0000 -VREF Chip Information TRANSISTOR COUNT: 14458 PROCESS: BiCMOS ______________________________________________________________________________________ 13 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface MAX5741 Functional Diagram VDD REF INPUT REGISTER A DAC REGISTER A 10-BIT DAC OUTPUT BUFFER OUTA RESISTOR NETWORK INPUT REGISTER B DAC REGISTER B 10-BIT DAC OUTPUT BUFFER OUTB RESISTOR NETWORK INPUT REGISTER C DAC REGISTER C 10-BIT DAC OUTPUT BUFFER OUTC RESISTOR NETWORK INPUT REGISTER D DAC REGISTER D 10-BIT DAC OUTPUT BUFFER OUTD INPUT CONTROL LOGIC AND SHIFT REGISTER RESISTOR NETWORK POWER-DOWN CONTROL LOGIC MAX5741 CS SCLK DIN GND 14 ______________________________________________________________________________________ 10-Bit, Low-Power, Quad, Voltage-Output DAC with Serial Interface Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.) 10LUMAX.EPS MAX5741 e 10 4X S 10 INCHES MAX DIM MIN A 0.043 A1 0.006 0.002 A2 0.030 0.037 D1 0.116 0.120 D2 0.114 0.118 E1 0.116 0.120 E2 0.114 0.118 H 0.187 0.199 L 0.0157 0.0275 L1 0.037 REF b 0.007 0.0106 e 0.0197 BSC c 0.0035 0.0078 0.0196 REF S 0 6 MILLIMETERS MAX MIN 1.10 0.15 0.05 0.75 0.95 3.05 2.95 2.89 3.00 2.95 3.05 2.89 3.00 4.75 5.05 0.40 0.70 0.940 REF 0.177 0.270 0.500 BSC 0.090 0.200 0.498 REF 0 6 H y 0.500.1 0.60.1 1 1 0.60.1 TOP VIEW BOTTOM VIEW D2 GAGE PLANE A2 A b A1 D1 E2 c E1 L1 L FRONT VIEW SIDE VIEW PROPRIETARY INFORMATION TITLE: PACKAGE OUTLINE, 10L uMAX/uSOP APPROVAL DOCUMENT CONTROL NO. REV. 21-0061 1 1 I Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 15 (c) 2003 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products. |
Price & Availability of MAX5741
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |