|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
W986416DH 1M x 4 BANKS x 16 BITS SDRAM Table of Contents1. GENERAL DESCRIPTION ..................................................................................................................3 2. FEATURES ..........................................................................................................................................3 3. AVAILABLE PART NUMBER...............................................................................................................3 4. PIN CONFIGURATION........................................................................................................................4 5. PIN DESCRIPTION..............................................................................................................................5 6. BLOCK DIAGRAM ...............................................................................................................................6 7. FUNCTIONAL DESCRIPTION ............................................................................................................7 Power Up and Initialization................................................................................................................7 Programming Mode Register............................................................................................................7 Bank Activate Command ..................................................................................................................7 Read and Write Access Modes ........................................................................................................7 Burst Read Command ......................................................................................................................8 Burst Command................................................................................................................................8 Read Interrupted by a Read..............................................................................................................8 Read Interrupted by a Write..............................................................................................................8 Write Interrupted by a Write..............................................................................................................8 Write Interrupted by a Read..............................................................................................................8 Burst Stop Command .......................................................................................................................8 Addressing Sequence of Sequential Mode.......................................................................................9 Addressing Sequence of Interleave Mode ........................................................................................9 Auto-precharge Command ...............................................................................................................9 Precharge Command......................................................................................................................10 Self Refresh Command ..................................................................................................................10 Power Down Mode..........................................................................................................................10 No Operation Command.................................................................................................................11 Deselect Command ........................................................................................................................11 Clock Suspend Mode......................................................................................................................11 8. TABLE OF OPERATING MODES .....................................................................................................12 Simplified State Diagram ................................................................................................................13 9. DC CHARACTERISTICS ...................................................................................................................14 Absolute Maximum Rating..............................................................................................................14 10. RECOMMENDED DC OPERATING CONDITIONS ........................................................................14 -1- Publication Release Date: April 11, 2002 Revision A4 W986416DH 11. CAPACITANCE................................................................................................................................14 12. DC CHARACTERISTICS .................................................................................................................15 13. AC CHARACTERISTICS .................................................................................................................16 14. TIMING WAVEFORMS....................................................................................................................19 Command Input Timing ..................................................................................................................19 Read Timing ...................................................................................................................................20 Control Timing of Input Data...........................................................................................................21 Control Timing of Output Data ........................................................................................................22 Mode Register Set Cycle ................................................................................................................23 15. OPERATING TIMING EXAMPLE ....................................................................................................24 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) ........................................................24 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Autoprecharge)...............................25 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) ........................................................26 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Autoprecharge)...............................27 Interleaved Bank Write (Burst Length = 8) .....................................................................................28 Interleaved Bank Write (Burst Length = 8, Autoprecharge)............................................................29 Page Mode Read (Burst Length = 4, CAS Latency = 3) .................................................................30 Page Mode Read/Write (Burst Length = 8, CAS Latency = 3) .......................................................31 Autoprecharge Read (Burst Length = 4, CAS Latency = 3)............................................................32 Autoprecharge Write (Burst Length = 4).........................................................................................33 Autorefresh Cycle ...........................................................................................................................34 Self-refresh Cycle ...........................................................................................................................35 Bust Read and Single Write (Burst Length = 4, CAS Latency = 3).................................................36 Power-down Mode ..........................................................................................................................37 Auto-precharge Timing (Write Cycle) .............................................................................................38 Auto-precharge Timing (Read Cycle) .............................................................................................39 Timing Chart of Read to Write Cycle ..............................................................................................40 Timing Chart of Write to Read Cycle ..............................................................................................41 Timing Chart of Burst Stop Cycle (Burst Stop Command) .............................................................42 Timing Chart of Burst Stop Cycle (Precharge Command)..............................................................43 CKE/DQM Input Timing (Write Cycle) ............................................................................................44 CKE/DQM Input Timing (Read Cycle) ............................................................................................45 Self Refresh/Power Down Mode Exit Timing..................................................................................46 16. PACKAGE DIMENSION ..................................................................................................................47 54L TSOP (II)-400 mil.....................................................................................................................47 17. VERSION HISTORY ........................................................................................................................48 -2- W986416DH 1. GENERAL DESCRIPTION W986416DH is a high-speed synchronous dynamic random access memory (SDRAM), organized as 1M words x 4 banks x 16 bits. Using pipelined architecture and 0.175 m process technology, W986416DH delivers a data bandwidth of up to 400M bytes per second (-5). For different application, W986416DH is sorted into the following speed grades: -5, -6, -7. The -5 parts can run up to 200 MHz/CL3. The -6 parts can run up to 166 MHz/CL3. The -7 parts can run up to 143 MHz/CL3. For handheld device application, we also provide a low power option, the grade of -7L, with Self Refresh Current under 400 A and work well at 2.7V during Self Refresh Mode. For special application, we provide extended temperature option the grade of -6I can work well in wide temperature from -40 C to 85 C. Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time. By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W986416DH is ideal for main memory in high performance applications. 2. FEATURES * * * * * * * 3.3V 0.3V power supply 1048576 words x 4 banks x 16 bits organization Self Refresh Current: Standard and Low Power CAS latency: 2 and 3 Burst Length: 1, 2, 4, 8, and full page Sequential and Interleave burst Burst read, single write operation * * * * * * Byte data controlled by DQM Power-down Mode Auto-precharge and controlled precharge 4K refresh cycles/64 mS Interface: LVTTL Packaged in TSOP II 54-pin, 400 mil - 0.80 3. AVAILABLE PART NUMBER PART NUMBER W986416DH-5 W986416DH-6 W986416DH-6I W986416DH-7 W986416DH-7L SPEED (CL = 3) 200 MHz 166 MHz 166 MHz 143 MHz 143 MHz SELF REFRESH CURRENT (MAX.) 1 mA 1 mA 400 A 1 mA 400 A OPERATING TEMPERATURE 0 C - 70 C 0 C - 70 C -40 C - 85 C 0 C - 70 C 0 C - 70 C -3- Publication Release Date: April 11, 2002 Revision A4 W986416DH 4. PIN CONFIGURATION V CC DQ0 V CC Q DQ1 DQ2 V SS Q DQ3 DQ4 V CC Q DQ5 DQ6 V SS Q DQ7 V CC LDQM WE CAS RAS CS BS0 BS1 A10/AP A0 A1 A2 A3 V CC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 V SS DQ15 V SS Q DQ14 DQ13 V CC Q DQ12 DQ11 V SS Q DQ10 DQ9 V CC Q DQ8 V SS NC UDQM CLK CKE NC A11 A9 A8 A7 A6 A5 A4 V SS -4- W986416DH 5. PIN DESCRIPTION PIN NUMBER PIN NAME 23 - 26, 22, 29 - 35 FUNCTION DESCRIPTION Multiplexed pins for row and column address. Row address: A0 - A11. Column address: A0 - A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1. 20, 21 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 19 BS0, BS1 Bank Select DQ0 - DQ15 Data Input/ Output Select bank to activate during row address latch time, or bank to read/write during address latch time. Multiplexed pins for data output and input. A0 - A11 Address CS Chip Select Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues. Command input. When sampled at the rising edge of the clock RAS , CAS and WE define the operation to be executed. Referred to Referred to RAS RAS 18 RAS Row Address Strobe Column Address Strobe Write Enable Input/output Mask 17 16 39, 15 CAS WE UDQM LDQM The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency. System clock used to sample inputs on the rising edge of clock. CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered. Power for input buffers and logic circuit inside DRAM. Ground for input buffers and logic circuit inside DRAM. Separated power from VCC, to improve DQ noise immunity. Separated ground from VSS, to improve DQ noise immunity. No connection 38 37 CLK CKE Clock Inputs Clock Enable 1, 14, 27 28, 41, 54 3, 9, 43, 49 6, 12, 46, 52 36, 40 VCC VSS VCCQ VSSQ NC Power (+3.3V) Ground Power (+3.3V) for I/O Buffer Ground for I/O Buffer No Connection -5- Publication Release Date: April 11, 2002 Revision A4 W986416DH 6. BLOCK DIAGRAM CLK CLOCK BUFFER CKE CONTROL CS SIGNAL RAS CAS GENERATOR COMMAND DECODER WE ROW DECODER COLUMN DECODER COLUMN DECODER ROW DECODER A10 CELL ARRAY BANK #0 CELL ARRAY BANK #1 A0 A9 A11 BS0 BS1 ADDRESS BUFFER MODE REGISTER SENSE AMPLIFIER SENSE AMPLIFIER DATA CONTROL CIRCUIT DQ BUFFER DQ0 DQ15 REFRESH COUNTER COLUMN COUNTER UDQM LDQM COLUMN DECODER ROW DECODER ROW DECODER COLUMN DECODER CELL ARRAY BANK #2 CELL ARRAY BANK #3 SENSE AMPLIFIER SENSE AMPLIFIER NOTE: The cell array configuration is 4096 * 256 * 16 -6- W986416DH 7. FUNCTIONAL DESCRIPTION Power Up and Initialization The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs. During power up, all VCC and VCCQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed VCC +0.3V on any of the input pins or VCC supplies. After power up, an initial pause of 200 S is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation. Programming Mode Register After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of RAS , CAS , CS and WE at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to tRSC has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table. Bank Activate Command The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (tRCD). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (tRRD). The maximum time that each bank can be held active is specified as TRAS (max.). Read and Write Access Modes After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting RAS high and CAS low at the clock rising edge after minimum of tRCD delay. WE pin voltage level defines whether the access cycle is a read operation ( WE high), or a write operation ( WE low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle. Publication Release Date: April 11, 2002 Revision A4 -7- W986416DH Burst Read Command The Burst Read command is initiated by applying logic low level to CS and CAS while holding RAS and WE high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode. Burst Command The Burst Write command is initiated by applying logic low level to CS , CAS and WE while holding RAS high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored. Read Interrupted by a Read A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS latency from the interrupting Read Command the is satisfied. Read Interrupted by a Write To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed. Write Interrupted by a Write A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied. Write Interrupted by a Read A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored. Burst Stop Command A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having RAS and CAS high with CS and WE low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored. -8- W986416DH Addressing Sequence of Sequential Mode A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 1. Table 1 Address Sequence of Sequential Mode DATA Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 ACCESS ADDRESS n n+1 n+2 n+3 n+4 n+5 n+6 n+7 BL = 8 (disturb addresses are A0, A1 and A2) No address carry from A2 to A3 BURST LENGTH BL = 2 (disturb address is A0) No address carry from A0 to A1 BL = 4 (disturb addresses are A0 and A1) No address carry from A1 to A2 Addressing Sequence of Interleave Mode A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 2. Table 2 Address Sequence of Interleave Mode DATA Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 ACCESS ADDRESS A8 A7 A6 A5 A4 A3 A2 A1 A0 A8 A7 A6 A5 A4 A3 A2 A1 A8 A7 A6 A5 A4 A3 A2 A8 A7 A6 A5 A4 A3 A2 A8 A7 A6 A5 A4 A3 A8 A7 A6 A5 A4 A3 A8 A7 A6 A5 A4 A3 A8 A7 A6 A5 A4 A3 A2 A2 A2 A2 A1 A1 A0 A0 A0 BL = 8 BL = 4 BUST LENGTH BL = 2 A1 A0 A1 A1 A1 A0 A0 A0 Auto-precharge Command If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Publication Release Date: April 11, 2002 Revision A4 -9- W986416DH Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS latency. A Read or Write Command with auto-precharge cannot be interrupted before the entire burst operation is completed for the same bank. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (tRP) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation one clock delay from the last burst write cycle. This delay is referred to as write tDPL. The bank undergoing auto-precharge cannot be reactivated until tWR and tRP are satisfied. This is referred to as tDAL, Data-in to Active delay (tDAL = tWR + tRP). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy tRAS (min). Precharge Command The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when CS , RAS and WE are low and CAS is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, BS0, and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (tRP). Self Refresh Command The Self Refresh Command is defined by having CS , RAS , CAS and CKE held low with WE high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after CKE is returned high. A minimum delay time is required when the device exits Self Refresh Operation and before the next command can be issued. This delay is equal to the tAC cycle time plus the Self Refresh exit time. If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode. Power Down Mode The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period (tREF) of the device. The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on tCK. The input buffers need to be enabled with CKE held high for a period equal to tCKS (min.) + tCK (min.). - 10 - W986416DH No Operation Command The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when CS is low with RAS , CAS , and WE held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle. Deselect Command The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when CS is brought high, the RAS , CAS , and WE signals become don't cares. Clock Suspend Mode During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited. - 11 - Publication Release Date: April 11, 2002 Revision A4 W986416DH 8. TABLE OF OPERATING MODES Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 3 shows the truth table for the operation commands. Table 3 Truth Table (Note (1), (2)) COMMAND Bank Active Bank Precharge Precharge All Write Write with Autoprecharge Read Read with Autoprecharge Mode Register Set No-Operation Burst Stop Device Deselect Auto-Refresh Self-Refresh Entry Self Refresh Exit DEVICE STATE Idle Any Any Active (3) Active (3) Active (3) Active (3) Idle Any Active (4) Any Idle Idle Idle (S.R) Active Idle Active (5) Active Any (power down) Active Active CKEn-1 H H H H H H H H H H H H H L L H H H L L L H H CKEn x x x x x x x x x x x H L H H L L L H H H x x DQM x x x x x x x x x x x x x x x x x x x x x L H BS0, BS1 v v x v v v v v x x x x x x x x x x x x x x x A10 v L H L H L H v x x x x x x x x x x x x x x x A0-A9 V x x v v v v v x x x x x x x x x x x x x x x CS L L L L L L L L L L H L L H L x H L x H L x x RAS L L L H H H H L H H x L L x H x x H x x H x x CAS H H H L L L L L H H x L L x H x x H x x H x x WE H L L L L H H L H L x H H x x x X H X X H x x Clock suspend Mode Entry Power Down Mode Entry Clock Suspend Mode Exit Power Down Mode Exit Data write/Output Enable Data Write/Output Disable Notes: (1) v = valid, x = Don't care, L = Low Level, H = High Level (2) CKEn signal is input leve l when commands are provided. (3) These are state of bank designated by BS0, BS1 signals. (4) Device state is full page burst operation. (5) Power Down Mode can not be entered in the burst cycle. When this command asserts in the burst cycle, device state is clock suspend mode. - 12 - W986416DH Simplified State Diagram Self Refresh SE LF Mode Register Set MRS IDLE it ex F EL S REF CBR Refresh CK CK ACT ROW ACTIVE E E Power Down CKE CKE Active Power Down T BS e Writ ew Aut o pr ith ech arge BS ad Re ith dw Rea arge ech o pr Aut T Write CKE WRITE CKE W rit Read CKE READ CKE READ SUSPEND WRITE SUSPEND Read Write PR E(p rec har ge term inat ion) PRE ion) inat term ge har rec E(p PR WRITEA SUSPEND CKE WRITEA CKE CKE READA CKE READA SUSPEND POWER ON Precharge Precharge Automatic sequence Manual input Notes: MRS = Mode Register Set REF = Refresh ACT = Active PRE = Precharge WRITEA = Write with Auto precharge READA = Read with Auto precharge - 13 - Publication Release Date: April 11, 2002 Revision A4 W986416DH 9. DC CHARACTERISTICS Absolute Maximum Rating PARAMETER Input, Column Output Voltage Power Supply Voltage Operating Temperature(-5/-6/-7/-7L) Operating Temperature(6I) Storage Temperature Soldering Temperature (10s) Power Dissipation Short Circuit Output Current SYM. VIN, VOUT VCC, VCCQ TOPR TOPR TSTG TSOLDER PD IOUT RATING -0.3 - VCC +0.3 -0.3 - 4.6 0 - 70 -40 - 85 -55 - 150 260 1 50 UNIT V V C C C C W mA NOTES 1 1 1 1 1 1 1 1 Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device. 10. RECOMMENDED DC OPERATING CONDITIONS (TA = 0 to 70 C for -5/-6/-7/-7L, TA = -40 to 85 C for -6I) PARAMETER Supply Voltage (Normal operation) Supply Voltage for W986416DH-7L During Self Refresh Mode Supply Voltage for I/O Buffer Input High Voltage Input Low Voltage SYM. VCC VCC VCCQ VIH VIL MIN. 3.0 2.7 3.0 2.0 -0.3 TYP. 3.3 3.3 3.3 - MAX. 3.6 3.6 3.6 VCC +0.3 0.8 UNIT V V V V V NOTES 2 2 2 2 2 Note: VIH (max.) = VCC/VCCQ +1.2V for pulse width < 5 nS VIL (min.) = VSS/VSSQ -1.2V for pulse width < 5 nS 11. CAPACITANCE (VCC = 3.3V, TA = 25 C, f = 1 MHz) PARAMETER Input Capacitance (A0 to A11, BS0, BS1, Input Capacitance (CLK) Input/Output Capacitance (DQ0 - DQ15) Input Capacitance DQM Note: These parameters are periodically sampled and not 100% tested SYM. Ci1 MIN. 2.5 MAX. 4 UNIT pf CS , RAS , CAS , WE , CKE) CCLK Co Ci2 2.5 4 3.0 4 6.5 5.5 pf pf pf - 14 - W986416DH 12. DC CHARACTERISTICS (VCC = 3.3V 0.3V, TA = 0 to 70C for -5/-6/-7/-7L,TA = -40 to 85C for -6I) PARAMETER SYM. -5 MAX. Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation Standby Current tCK = min., CS = VIH VIH/L = VIH (min.)/VIL (max.) Bank: Inactive State Standby Current CLK = VIL, CS = VIH VIH/L=VIH (min.)/VIL (max.) BANK: Inactive State No Operating Current tCK = min., CS = VIH (min.) -6/-6I MAX. -7/-7L MAX. UNIT NOTES 1 bank operation ICC1 105 90 80 3 CKE = VIH CKE = VIL (Power Down mode) ICC2 45 35 30 3 ICC2P 1 1 1 3 CKE = VIH ICC2S 8 8 8 CKE = VIL (Power Down mode) CKE = VIH ICC2PS ICC3 ICC3P ICC4 1 70 5 185 1 60 5 165 1 55 5 145 mA BANK: Active State (4 banks) Burst Operating Current Read/Write command cycling Auto Refresh Current Auto refresh command cycling Self Refresh Current Self refresh mode (CKE = 0.2V) CKE = VIL (Power Down mode) (tCK = min.) 3, 4 (tCK = min.) ICC5 ICC6 ICC6L 130 1 - 120 1 400 110 1 400 A 3 Standard(-5/-6/-7) Low Power(-6I/-7L) PARAMETER Input Leakage Current (0V VIN VCC, all other pins not under test = 0V) Output Leakage Current (Output disable, 0V VOUT VCCQ) LVTTL Output H Level Voltage (IOUT = -2 mA) LVTTL Output (IOUT = 2 mA) " SYMBOL II(L) MIN. -5 MAX. 5 UNIT A NOTES VO(L) -5 5 A VOH 2.4 - V L Level Voltage VOL - 0.4 V - 15 - Publication Release Date: April 11, 2002 Revision A4 W986416DH 13. AC CHARACTERISTICS (VCC = 3.3V 0.3V, VSS = 0V, TA = 0 to 70C for -5/-6/-7/-7L, TA = -40 to 85C for -6I) (Notes: 5, 6) PARAMETER SYM. MIN. Ref/Active to Ref/Active Command Period Active to precharge Command Period Active to Read/Write Command Delay Time Read/Write(a) to Read/Write(b) Command Period Precharge to Active(b) Command Period Active(a) to Active(b) Command Period Write Recovery Time CL* = 2 CL* = 3 CLK Cycle Time CL* = 2 CL* = 3 CLK High Level CLK Low Level Access Time from CLK CL* = 2 CL* = 3 Output Data Hold Time Output Data High Impedance Time Output Data Low Impedance Time Power Down Mode Entry Time Transition Time of CLK (Rise and Fall) Data-in-Set-up Time Data-in Hold Time Address Set-up Time Address Hold Time CKE Set-up Time CKE Hold Time Command Set-up Time Command Hold Time Refresh Time Mode Register Set Cycle Time tOH tHZ tLZ tSB tT tDS tDH tAS tAH tCKS tCKH tCMS tCMH tREF tRSC 10 1.5 1.5 0 0 0.5 1.5 1 1.5 1 1.5 1 1.5 1 64 12 5.5 10 5 tCH tCL tAC tCK tRC tRAS tRCD tCCD tRP tRRD tWR 54 40 14 1 14 10 7 5 7 5 1.5 1.5 5.5 4.5 2 2 0 0 0.5 1.5 1 1.5 1 1.5 1 1.5 1 64 14 6 10 6 1000 1000 100000 -5 MAX. -6/-6I MIN. 60 42 18 1 18 12 7.5 6 7.5 6 2 2 5.5 5 2 2 0 0 0.5 1.5 1 1.5 1 1.5 1 1.5 1 64 mS nS 7 10 7 1000 1000 100000 MAX. -7/-7L MIN. 65 45 20 1 20 14 8 7 8 7 2 2 6 5.5 1000 1000 Cycle nS 100000 MAX. nS UNIT NOTE - 16 - W986416DH Notes: 1. Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the devices. 2. All voltages are referenced to VSS. 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC. 4. These parameters depend on the output loading conditions. Specified values are obtained with output open. 5. Power up Sequence (1) Power up must be performed in the following sequence. (2) Power must be applied to VCC and VCCQ (simultaneously) while all input signals are held in the "NOP" state. The CLK signals must be started at the same time. (3) After power-up a pause of at least 200 seconds is required. It is required that DQM and CKE signals then be held "high" (VCC levels) to ensure that the DQ output is impedance. (4) All banks must be precharged. (5) The Mode Register Set command must be asserted to initialize the Mode Register. (6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device. 6. AC Testing Conditions PARAMETER Output Reference Level Output Load Input Signal Levels (VIH/VIL) Transition Time (Rise and Fall) of Input Signal Input Reference Level 1.4V See diagram below 2.4V/0.4V 1 nS 1.4V CONDITIONS 1.4 V 50 ohms output Z = 50 ohms 30pF AC TEST LOAD 1. Transition times are measured between VIH and VIL. 2. tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output level. 3. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows the number of clock cycles = specified value of timing/ clock period (count fractions as whole number) (1) tCH is the pulse width of CLK measured from the positive edge to the negative edge referenced to VIH (min.). tCL is the pulse width of CLK measured from the negative edge to the positive edge referenced to VIL (max.). - 17 - Publication Release Date: April 11, 2002 Revision A4 W986416DH (2) A.C Latency Characteristics CKE to Clock Disable (CKE Latency) DQM to Output to HI-Z (Read DQM Latency) DQM to Output to HI-Z (Write DQM Latency) Write Command to Input Data (Write Data Latency) CS 1 2 0 0 0 CL = 2 CL = 3 2 3 1 2 2 3 1 2 BL + tRP BL + tRP BL + tRP BL + tRP Cycle to Command Input ( CS Latency) Precharge to DQ Hi-Z Lead Time Precharge to Last Valid Data Out CL = 2 CL = 3 Bust Stop Command to DQ Hi-Z Lead Time CL = 2 CL = 3 Bust Stop Command to Last Valid Data Out CL = 2 CL = 3 Read with Auto-precharge Command to Active/Ref Command CL = 2 CL = 3 Cycle + nS Write with Auto-precharge Command to Active/Ref Command CL = 2 CL = 3 - 18 - W986416DH 14. TIMING WAVEFORMS Command Input Timing tCK tCL tCH VIH CLK VIL tT tCMS tCMH tCMH tT tCMS CS tCMS tCMH RAS tCMS tCMH CAS tCMS tCMH WE tAS tAH A0-A10 BS0, 1 tCKS tCKH tCKS tCKH tCKS tCKH CKE - 19 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Timing Waveforms, continued Read Timing Read CAS Latency CLK CS RAS CAS WE A0-A10 BS0, 1 tAC tLZ tOH Valid Data-Out tAC tHZ tOH Valid Data-Out DQ Read Command Burst Length - 20 - W986416DH Timing Waveforms, continued Control Timing of Input Data (Word Mask) CLK tCMH tCMS tCMH tCMS DQM0 tCMH tCMS tCMH tCMS DQM1 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ0 -DQ7 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ8-DQ15 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ16 -DQ23 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ24-DQ31 *DQM2,3="L" (Clock Mask) CLK tCKH tCKS tCKH tCKS CKE tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ0 -DQ7 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ8 -DQ15 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ16 -DQ23 tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in tDS tDH Valid Data-in DQ24 -DQ31 T - 21 - Publication Release Date: April 11, 2002 Revision A4 W986416DH iming Waveforms, continued Control Timing of Output Data (Output Enable) CLK tCMH tCMS tCMH tCMS DQM0 tCMH tCMS tCMH tCMS DQM1 tAC tOH tAC tOH Valid Data-Out tHZ tOH Valid Data-Out tAC tLZ tOH Valid Data-Out tAC DQ0 -DQ7 tAC tOH OPEN tAC tOH Valid Data-Out tAC tOH Valid Data-Out tHZ tOH Valid Data-Out tAC tLZ DQ8 -DQ15 tAC tOH OPEN tAC tOH Valid Data-Out tHZ tOH Valid Data-Out tAC tLZ Valid Data-Out tAC tOH Valid Data-Out DQ16 -DQ23 tAC tOH tAC tOH Valid Data-Out tHZ tOH Valid Data-Out tAC tOH Valid Data-Out tAC tOH Valid Data-Out DQ24 -DQ31 *DQM2,3="L" (Clock Mask) CLK tCKH tCKS tCKH tCKS CKE tAC tOH tAC tOH Valid Data-Out Valid Data-Out tAC tOH tOH tAC DQ0 -DQ7 tAC tOH Valid Data-Out tAC tOH Valid Data-Out Valid Data-Out tAC tOH tOH tAC DQ8 -DQ15 tAC tOH Valid Data-Out tAC tOH Valid Data-Out Valid Data-Out tAC tOH tOH tAC DQ16 -DQ23 tAC tOH Valid Data-Out tAC tOH Valid Data-Out Valid Data-Out tAC tOH tOH tAC DQ24 -DQ31 Valid Data-Out - 22 - W986416DH Timing Waveforms, continued Mode Register Set Cycle tRSC CLK tCMS tCMH CS tCMS tCMH RAS tCMS tCMH CAS tCMS tCMH WE tAS tAH Register set data A0-A10 BS0,1 A0 A1 A2 A3 A4 A5 A6 A0 A7 A8 A0 A9 A10 A11 A0 BS0 BS1 A0 "0" "0" "0" "0" A0 Reserved "0" "0" (Test Mode) Reserved Write Mode A0 CAS Latency Addressing Mode Burst Length A2 0 0 0 0 1 1 1 1 A0 A0 A1 A0 0 A0 0 A0 1 A0 1 A0 0 A0 0 A0 1 A0 1 A0 A3 A0 0 A0 1 A0 0 1 0 1 0 1 0 1 next command BurstA0 Length Sequential A0 Interleave A0 1 A0 1 A0 A0 2 2 A0 4 A0 4 A0 8 A0 8 A0 Reserved FullA0 Page A0 Addressing Mode Sequential A0 Interleave A0 A0 Reserved A6 0 0 0 0 1 A0 A5 A0 0 A0 0 A0 1 A0 1 A0 0 A9 A0 A0 0 A0 1 A4 0 1 0 1 0 CAS A0 Latency Reserved A0 Reserved A0 2 A0 3 Reserved Single Write Mode Burst read and Burst write A0 Burst read and single write A0 - 23 - Publication Release Date: April 11, 2002 Revision A4 W986416DH 15. OPERATING TIMING EXAMPLE Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC tRC tRC tRC tRAS tRP tRP tRAS RAS tRAS tRP tRAS CAS WE BS0 BS1 tRCD tRCD RBb RAc tRCD RBd tRCD RAe A10 RAa A0-A9 DQM RAa CAw RBb CBx RAc CAy RBd CBz RAe CKE tAC tAC aw0 aw1 aw2 aw3 bx0 bx1 bx2 bx3 tAC cy0 cy1 cy2 cy3 tAC DQ tRRD tRRD tRRD tRRD Bank #0 Active Bank #1 Bank #2 Idle Bank #3 Read Active Precharge Read Active Read Precharge Active Precharge Read Active - 24 - W986416DH Operating Timing Example, continued Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Autoprecharge) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC tRC tRC tRC tRAS tRP tRP tRAS RAS tRAS tRAS tRP CAS WE BS0 BS1 tRCD tRCD RBb RAc tRCD tRCD RBd RAe A10 RAa A0-A9 DQM CKE RAa CAw RBb CBx RAc CAy RBd CBz RAe tAC tAC aw0 aw1 aw2 aw3 bx0 bx1 bx2 bx3 tAC cy0 cy1 cy2 cy3 tAC dz0 DQ tRRD tRRD tRRD tRRD Bank #0 Bank #1 Bank #2 Idle Bank #3 Active Read Active AP* Read Active AP* Read Active AP* Read Active * AP is the internal precharge start timing - 25 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC RAS tRAS tRP tRP tRAS tRAS CAS WE BS0 BS1 tRCD tRCD RBb RAc tRCD A10 RAa A0-A9 RAa CAx RBb CBy RAc CAz DQM CKE tAC tAC ax0 ax1 ax2 ax3 ax4 ax5 ax6 by0 by1 by4 by5 by6 tAC by7 CZ0 DQ tRRD tRRD Bank #0 Bank #1 Bank #2 Active Read Precharge Active Read Precharge Active Read Precharge Idle Bank #3 - 26 - W986416DH Operating Timing Example, continued Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Autoprecharge) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 tRC 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS RAS tRAS tRP tRAS CAS WE BS0 BS1 tRCD tRCD tRCD RBb RAc A10 RAa A0-A9 RAa CAx RBb CBy RAc CAz DQM CKE tCAC tCAC ax0 ax1 ax2 ax3 ax4 ax5 ax6 ax7 by0 by1 by4 by5 tCAC by6 CZ0 DQ tRRD tRRD Bank #0 Bank #1 Bank #2 Active Read Active AP* Read Active Read AP* Idle Bank #3 * AP is the internal precharge start timing - 27 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Interleaved Bank Write (Burst Length = 8) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC RAS tRAS tRP tRAS CAS tRCD tRCD tRCD WE BS0 BS1 A10 RAa RBb RAc A0-A9 DQM RAa CAx RBb CBy RAc CAz CKE DQ ax0 ax1 ax4 ax5 ax6 ax7 by0 by1 by2 by3 by4 by5 by6 by7 CZ0 CZ1 CZ2 tRRD tRRD Bank #0 Active Bank #1 Bank #2 Bank #3 Idle Write Active Write Precharge Active Write Precharge - 28 - W986416DH Operating Timing Example, continued Interleaved Bank Write (Burst Length = 8, Autoprecharge) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC RAS tRAS tRP tRAS CAS WE BS0 BS1 tRCD tRCD RBb RAb tRCD A10 RAa A0-A9 RAa CAx RBb CBy RAc CAz DQM CKE DQ ax0 ax1 ax4 ax5 ax6 ax7 by0 by1 by2 by3 by4 by5 by6 by7 CZ0 CZ1 CZ2 tRRD tRRD Bank #0 Active Bank #1 Bank #2 Idle Bank #3 Write Active AP* Write Active Write AP* * AP is the internal precharge start timing - 29 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Page Mode Read (Burst Length = 4, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK tCCD tCCD tCCD CS tRAS tRAS RAS CAS WE BS0 BS1 tRCD tRCD RBb A10 A0-A9 DQM CKE RAa RAa CAI RBb CBx CAy CAm CBz tAC tAC a0 a1 a3 bx0 tAC tAC tAC am0 am1 am2 bz0 bz1 bz2 bz3 DQ tRRD a2 bx1 Ay0 Ay1 Ay2 Bank #0 Active Bank #1 Bank #2 Idle Bank #3 Read Active Read Read Read Read Precharge AP* * AP is the internal precharge start timing - 30 - W986416DH Operating Timing Example, continued Page Mode Read/Write (Burst Length = 8, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRAS RAS CAS WE BS0 BS1 tRCD A10 RAa A0-A9 RAa CAx CAy DQM CKE tAC tWR ax0 ax1 ax2 ax3 ax4 ax5 ay0 ay1 ay2 ay3 ay4 DQ Q Q Q Q D D D D D Bank #0 Bank #1 Bank #2 Bank #3 Active Read Write Precharge Idle - 31 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Autoprecharge Read (Burst Length = 4, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRC RAS tRAS tRP tRAS CAS WE BS0 BS1 tRCD tRCD RAb A10 RAa A0-A9 RAa CAw RAb CAx DQM CKE tAC tAC aw0 aw1 aw2 aw3 bx0 bx1 bx2 bx3 DQ Bank #0 Bank #1 Bank #2 Active Read AP* Active Read AP* Idle Bank #3 * AP is the internal precharge start timing - 32 - W986416DH Operating Timing Example, continued Autoprecharge Write (Burst Length = 4) (CLK = 100 MHz) CLK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CS tRC tRC RAS tRAS tRP tRAS tRP CAS WE BS0 BS1 tRCD tRCD RAb RAc A10 A0-A9 DQM CKE DQ RAa RAa CAw RAb CAx RAc aw0 aw1 aw2 aw3 bx0 bx1 bx2 bx3 Bank #0 Bank #1 Bank #2 Active Write AP* Active Write AP* Active Idle Bank #3 * AP is the internal precharge start timing - 33 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Autorefresh Cycle (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK tRP tRC tRC CS RAS CAS WE BS0,1 A10 A0-A9 DQM CKE DQ All Banks Prechage Auto Refresh Auto Refresh (Arbitrary Cycle) - 34 - W986416DH Operating Timing Example, continued Self-refresh Cycle (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS tRP RAS CAS WE BS0,1 A10 A0-A9 DQM tSB tCKS tCKS CKE tCKS DQ tRC Self Refresh Cycle No Operation Cycle All Banks Precharge Self Refresh Entry Arbitrary Cycle - 35 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Bust Read and Single Write (Burst Length = 4, CAS Latency = 3) (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS RAS CAS tRCD WE BS0 BS1 A10 RBa A0-A9 RBa CBv CBw CBx CBy CBz DQM CKE tAC tAC av0 Q Q av1 Q av2 Q av3 D aw0 D ax0 D ay0 Q az0 Q az1 Q az2 Q az3 DQ Bank #0 Bank #1 Bank #2 Bank #3 Active Read Single Write Read Idle - 36 - W986416DH Operating Timing Example, continued Power-down Mode (CLK = 100 MHz) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 CLK CS RAS CAS WE BS A10 RAa RAa A0-A9 RAa CAa RAa CAx DQM tSB tSB CKE tCKS tCKS ax0 ax1 ax2 tCKS ax3 tCKS DQ Active Read Active Standby Power Down mode NOP Precharge NOPActive Precharge Standby Power Down mode Note: The PowerDown Mode is entered by asserting CKE "low". All Input/Output buffers (except CKE buffers) are turned off in the PowerDown mode. When CKE goes high, command input must be No operation at next CLK rising edge. - 37 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Auto-precharge Timing (Write Cycle) 0 (1) CAS Latency=2 ( a ) burst length = 1 Command 1 2 3 4 5 6 7 8 9 10 11 Write tWR AP tRP Act DQ ( b ) burst length = 2 Command D0 Write tWR AP tRP Act DQ ( c ) burst length = 4 Command D0 Write D1 AP tWR tRP Act DQ ( d ) burst length = 8 Command D0 Write D1 D2 D3 AP tWR tRP Act (2) CAS Latency=3 ( a ) burst length = 1 Command DQ D0 Write tWR D1 AP D2 D3 D4 Act D5 D6 D7 tRP DQ ( b ) burst length = 2 Command D0 Write tWR AP tRP Act DQ ( c ) burst length = 4 Command D0 Write D1 AP tWR tRP Act DQ ( d ) burst length = 8 Command D0 Write D1 D2 D3 AP tWR tRP Act DQ D0 D1 D2 D3 D4 D5 D6 D7 Note: Write AP Act represents the Write with Auto precharge command. represents the start of internal precharging. represents the Bank Activate command. When the Auto precharge command is asserted, the period from Bank Activate command to the start of internal precgarging must be at least tRAS (min.) - 38 - W986416DH Operating Timing Example, continued Auto-precharge Timing (Read Cycle) 0 (1) CAS Latency=2 ( a ) burst length = 1 Command 1 AP 2 3 Act 4 5 6 7 8 9 10 11 Read tRP DQ ( b ) burst length = 2 Command DQ ( c ) burst length = 4 Command DQ ( d ) burst length = 8 Command Q0 Read AP tRP Act Q1 AP tRP Q0 Read Q0 Read Q0 Act Q3 AP tRP Q1 Q2 Act DQ Q1 Q2 Q3 Q4 Q5 Q6 Q7 (2) CAS Latency=3 ( a ) burst length = 1 Command Read AP tRP Act Q0 DQ ( b ) burst length = 2 Command DQ ( c ) burst length = 4 Command DQ ( d ) burst length = 8 Command Read AP tRP Act Q0 Q1 AP tRP Read Q0 Read Q0 Act Q2 Q3 AP tRP Q1 Act Q6 Q7 DQ Q1 Q2 Q3 Q4 Q5 Note: Read AP Act represents the Read with Auto precharge command. represents the start of internal precharging. represents the Bank Activate command. When the Auto precharge command is asserted, the period from Bank Activate command to the start of internal precgarging must be at least RAS (min). t - 39 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Timing Chart of Read to Write Cycle In the case of Burst Length = 4 0 (1) CAS Latency=2 ( a ) Command 1 Read 2 Write 3 4 5 6 7 8 9 10 11 DQM DQ D0 Read D1 Write D2 D3 ( b ) Command DQM DQ D0 Read Write D0 Read D1 Write D1 D2 D3 (2) CAS Latency=3 ( a ) Command DQM DQ ( b ) Command DQM D2 D3 DQ D0 D1 D2 D3 Note: The Output data must be masked by DQM to avoid I/O conflict. - 40 - W986416DH Operating Timing Example, continued Timing Chart of Write to Read Cycle In the case of Burst Length = 4 0 (1) CAS Latency = 2 ( a ) Command DQM DQ ( b ) Command DQM DQ 1 Write D0 Write D0 2 Read 3 4 5 6 7 8 9 10 11 Q0 Read D1 Q1 Q2 Q3 Q0 Q1 Q2 Q3 (2) CAS Latency = 3 ( a ) Command DQM DQ ( b ) Command DQM Write D0 Write D0 Read Q0 Read D1 Q0 Q1 Q2 Q3 Q1 Q2 Q3 DQ - 41 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Timing Chart of Burst Stop Cycle (Burst Stop Command) 0 (3) Read cycle ( a ) CAS latency =2 Command 1 2 3 4 5 6 7 8 9 10 11 Read Q0 Read Q0 Write D0 D1 D2 D3 D4 Q1 Q1 Q2 BST Q3 BST Q2 BST Q3 Q4 Q4 DQ ( b ) CAS latency = 3 Command DQ (2) Write cycle Command DQ Note: BST represents the Burst stop command - 42 - W986416DH Operating Timing Example, continued Timing Chart of Burst Stop Cycle (Precharge Command) In the case of Burst Lenght = 8 0 (1) Read cycle ( a )CAS latency =2 Commad 1 2 3 4 5 6 7 8 9 10 11 Read Q0 Read Q0 Q1 Q1 Q2 PRCG Q3 PRCG Q2 Q3 Q4 Q4 DQ ( b )CAS latency = 3 Commad DQ (2) Write cycle ( a ) CAS latency =2 Commad DQM DQ Write PRCG tWR D0 Write D1 D2 D3 D4 PRCG tWR ( b ) CAS latency = 3 Commad DQM DQ D0 D1 D2 D3 D4 Note: PRCG represents the Precharge command - 43 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued CKE/DQM Input Timing (Write Cycle) CLK cycle No. 1 2 3 4 5 6 7 External CLK Internal CKE DQM DQ D1 D2 D3 DQM MASK (1) D5 CKE MASK D6 CLK cycle No. 1 2 3 4 5 6 7 External CLK Internal CKE DQM DQ D1 D2 D3 DQM MASK (2) D5 CKE MASK D6 CLK cycle No. External CLK Internal CKE DQM DQ 1 2 3 4 5 6 7 D1 D2 D3 CKE MASK (3) D4 D5 D6 - 44 - W986416DH Operating Timing Example, continued CKE/DQM Input Timing (Read Cycle) CLK cycle No. 1 2 3 4 5 6 7 External CLK Internal CKE DQM DQ Q1 Q2 Q3 Q4 Open Open Q6 (1) CLK cycle No. 1 2 3 4 5 6 7 External CLK Internal CKE DQM DQ Q1 Q2 Q3 Q4 Open Q6 (2) CLK cycle No. 1 2 3 4 5 6 7 External CLK Internal CKE DQM DQ Q1 Q2 Q3 Q4 Q5 Q6 (3) - 45 - Publication Release Date: April 11, 2002 Revision A4 W986416DH Operating Timing Example, continued Self Refresh/Power Down Mode Exit Timing Asynchronous Control Input Buffer turn on time (Power down mode exit time) is specified by t C K S (m in.) + t C K (min.) A)t CK < t C K S (min.) + t C K (min.) tCK CLK CKE tCKS(min)+tCK(min) Command NOP Command Input Buffer Enable B) tCK >= t C K S (min.) + t C K (min.) t CK CLK CKE tCKS(min)+tCK(min) Command Command Input Buffer Enable Note: All Input Buffer (Include CLK Buffer) are turned off in the Power Down mode and Self Refresh mode NOP Command Represents the No-Operation command Represents one command - 46 - W986416DH 16. PACKAGE DIMENSION 54L TSOP (II)-400 mil 54 28 E HE 1 e b 27 C D L A2 ZD A1 A L1 Y SEATING PLANE Controlling Dimension: Millimeters DIMENSION (MM) SYM. DIMENSION (INCH) MAX. 1.20 0.15 MIN. 0.05 0.24 22.12 10.06 11.56 0.40 NOM. 0.10 1.00 0.32 0.15 22.22 10.16 11.76 0.80 0.50 0.80 MIN. 0.002 0.009 0.871 0.396 0.455 0.016 NOM. 0.004 0.039 MAX. 0.047 0.006 A A1 A2 b c D E HE e L L1 Y ZD 0.71 0.40 22.62 10.26 11.96 0.60 0.10 0.012 0.006 0.875 0.400 0.463 0.0315 0.020 0.032 0.016 0.905 0.404 0.471 0.024 0.004 0.028 - 47 - Publication Release Date: April 11, 2002 Revision A4 W986416DH 17. VERSION HISTORY VERSION A3 A4 DATE August, 2001 Apr. 11, 2002 PAGE 12 DESCRIPTION Preliminary datasheet Change Ci2 capacitance value Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/ Winbond Electronics Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998 Taipei Office 9F, No.480, Rueiguang Rd., Neihu Chiu, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064 Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners. - 48 - |
Price & Availability of W986416DH |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |