![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT365 Hex buffer/line driver; 3-state Product specification File under Integrated Circuits, IC06 December 1990 Philips Semiconductors Product specification Hex buffer/line driver; 3-state FEATURES * Non-inverting outputs * Output capability: bus driver * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT365 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns 74HC/HCT365 The 74HC/HCT365 are hex non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable inputs (OE1, OE2). A HIGH on OEn causes the outputs to assume a high impedance OFF-state. The "365" is identical to the "366" but has non-inverting outputs. TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay nA to nY input capacitance power dissipation capacitance per buffer notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 9 3,5 40 11 3,5 40 HCT ns pF pF UNIT December 1990 2 Philips Semiconductors Product specification Hex buffer/line driver; 3-state PIN DESCRIPTION PIN NO. 1, 15 2, 4, 6, 10, 12, 14 3, 5, 7, 9, 11, 13 8 16 SYMBOL OE1, OE2 1A to 6A 1Y to 6Y GND VCC NAME AND FUNCTION output enable inputs (active LOW) data inputs data outputs ground (0 V) positive supply voltage 74HC/HCT365 Fig.1 Pin configuration. Fig.2 Fig.3 IEC logic symbol. December 1990 3 Philips Semiconductors Product specification Hex buffer/line driver; 3-state FUNCTION TABLE INPUTS OE1 L L X H Notes OE2 L L H X 74HC/HCT365 OUTPUT nA L H X X nY L H Z Z 1. H = HIGH voltage level L = LOW voltage level X = don't care Z = high impedance OFF-state Fig.4 Functional diagram. Fig.5 Logic diagram. December 1990 4 Philips Semiconductors Product specification Hex buffer/line driver; 3-state DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: bus driver ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 min. typ. tPHL/ tPLH propagation delay nA to nY 3-state output enable time OEn to nY 3-state output disable time OEn to nY output transition time 30 11 9 47 17 14 61 22 18 14 5 4 max. 95 19 16 150 30 26 150 30 26 60 12 10 -40 to+85 min. max. 120 24 20 190 38 33 190 38 33 75 15 13 -40 to+125 min. max. 145 29 25 225 45 38 225 45 38 90 18 15 ns 74HC/HCT365 TEST CONDITIONS UNIT VCC WAVEFORMS (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.6 tPZH/ tPZL ns Fig.7 tPHZ/ tPLZ ns Fig.7 tTHL/ tTLH ns Fig.6 December 1990 5 Philips Semiconductors Product specification Hex buffer/line driver; 3-state DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: bus driver ICC category: MSI Note to HCT types 74HC/HCT365 The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT OE1 OE2 nA UNIT LOAD COEFFICIENT 1.00 0.90 1.00 AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 min. typ. max. tPHL/ tPLH tPZH/ tPZL propagation delay nA to nY 3-state output enable time OEn to nY 3-state output disable time OEn to nY output transition time 14 18 25 35 -40 to+85 min. max. 31 44 -40 to+125 min. max. 38 53 ns ns 4.5 4.5 Fig.6 Fig.7 UNIT VCC (V) WAVEFORMS TEST CONDITIONS tPHZ/ tPLZ 23 35 44 53 ns 4.5 Fig.7 tTHL/ tTLH 5 12 15 18 ns 4.5 Fig.6 December 1990 6 Philips Semiconductors Product specification Hex buffer/line driver; 3-state AC WAVEFORMS 74HC/HCT365 (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.6 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.7 Waveforms showing the 3-state enable and disable times. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 7 |
Price & Availability of 74HCT365
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |