|
|
 |
Xilinx, Inc.
|
Part No. |
XQVR1000
|
OCR Text |
...-skew global clock distribution nets, plus 24 secondary global nets hierarchical memory system - luts configurable as 16-bit ram, 32-bit ram, 16-bit dual-ported ram, or 16-bit shift register - configurable synchronous dual-ported 4k-bi... |
Description |
QPRO Virtex 2.5V Radiation Hardened FPGAs(QPRO Virtex 2.5V ?茶?灏???哄?缂???ㄩ???
|
File Size |
74.25K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Lineage Power
|
Part No. |
OR4E2 OR4E6 OR4E4
|
OCR Text |
................. 31 primary clock nets ................................................31 secondary clock and control nets .......................31 edge clock nets ....................................................31 programmable input/ou... |
Description |
Field-Programmable Gate Arrays(现场可编程门阵列)
|
File Size |
1,338.61K /
132 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Actel Corp
|
Part No. |
A500K130
|
OCR Text |
...e very long or very high fanout nets. These resources run vertically
and horizontally, providing multiple access to each group of tiles throughout the device (Figure 6 on page 7). The high performance global networks' clock trees are low... |
Description |
ProASIC 500K Family
|
File Size |
570.59K /
72 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|