|
|
 |
Silicon Storage Technology
|
Part No. |
SST34HF1601C
|
OCR Text |
...is low, the flash bank is acti- vated for read, program or erase operation. when bes1# is low, and bes2 is high the (p)sram is activated for read and write operation. bef# and bes1# cannot be at low level, and bes2 cannot be at high level a... |
Description |
(SST34HF16xxx) 16M-bit Concurrent SuperFlash SRAM Combo Memory
|
File Size |
491.21K /
38 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Silicon Storage Technology
|
Part No. |
SST34HF1621A
|
OCR Text |
... bes2 is high the sram is acti- vated for read and write operation. bef# and bes1# can- not be at low level, and bes2 cannot be at high level at the same time. if all bank enable signals are asserted, bus contention will result and the dev... |
Description |
(SST34HF1621A / SST34HF1641A / SST34HF1681) 16M-bit Concurrent SuperFlash SRAM Combo Memory
|
File Size |
386.95K /
35 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Atmel Corp. Atmel, Corp.
|
Part No. |
ATR0635
|
OCR Text |
...r the peripherals to be deacti- vated individually. automatic master clock gear ing reduces power consumption. a sleep mode is available with disabled 23.104 mhz master clock, as well as a back-up mode operating 32.768 khz master clock. a 3... |
Description |
ANTARIS4 Single-chip GPS Receiver SuperSense ANTARIS4单芯片GPS接收机的SuperSense
|
File Size |
282.95K /
33 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Electronic Theatre Controls, Inc.
|
Part No. |
EM6124
|
OCR Text |
...it cor re - sponds to an ac ti vated lcd pixel). the em6124 has very low dy namic cur rent con sump tion, typ i cally 70 a at v dd = 2 v, v lcd = 7 v mak ing it par tic u larly at trac tive for por ta - ble and bat tery pow ered prod uct... |
Description |
Digitally Programmable 8 to 25 Multiplex LCD Controller & Driver
|
File Size |
1,902.92K /
23 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|