| |
|
 |
XILINX[Xilinx, Inc]
|
| Part No. |
DS092
|
| OCR Text |
...t retention * 100% product term routability across function block - Hot pluggable
Description
The CoolRunner-II 64-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end c... |
| Description |
XC2C64 CoolRunner-II CPLD
|
| File Size |
72.51K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
LATTICE[Lattice Semiconductor]
|
| Part No. |
ISPPAC30-01SI ISPPAC30 ISPPAC30-01P ISPPAC30-01PI ISPPAC30-01S
|
| OCR Text |
...tionality. It also has complete routability of inputs or outputs to any input cell and then from any input cell to either summing node of the two output amplifiers. Designers configure the ispPAC30 and verify its performance using PAC-Desig... |
| Description |
In-System Programmable Analog Circuit
|
| File Size |
366.95K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
LATTICE[Lattice Semiconductor]
|
| Part No. |
MACH4-96_96-15YC MACH4-96
|
| OCR Text |
...output switch matrices for high routability
PLEASE NOTE: The MACH4-96/96 (M4-96/96) reflects a new nomenclature for the MACH(R) 4 Family. This device is currently dual-marked with the MACH355 ordering part number. The dual-mark scheme wi... |
| Description |
High-Performance EE CMOS Programmable Logic
|
| File Size |
278.51K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
AGERE[Agere Systems]
|
| Part No. |
OR3T80 OR3C55 OR3C80 OR3T125 OR3T20 OR3T30 OR3T55
|
| OCR Text |
...e (FINS) of the PFUs provides a routability enhancement for LUTs with shared inputs and the logic flexibility of LUTs with independent inputs. Fast-carry logic and routing to adjacent PFUs for nibble-, byte-wide, or longer arithmetic functi... |
| Description |
3C and 3T Field-Programmable Gate Arrays
|
| File Size |
2,234.05K /
210 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx Inc
XILINX[Xilinx, Inc]
|
| Part No. |
SC9500XV
|
| OCR Text |
...288XV) Superior pin-locking and routability with FastCONNECT IITM switch matrix Extra wide 54-input Function Blocks Up to 90 product-terms per macrocell with individual product-term allocation Local clock inversion with three global and one... |
| Description |
XC9500XV Family High-Performance CPLD
|
| File Size |
166.69K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
