|
|
 |
Linear Technology, Corp.
|
Part No. |
LTC2337-18 LTC2337-18-15
|
OCR Text |
...d reference. the ltc2337-18 also has a high speed spi-compatible serial interface that supports 1.8v, 2.5v, 3.3 v and 5 v logic while also featuring a daisy-chain mode. the fast 500 ksps throughput with no cycle latency makes th... |
Description |
18-Bit, 500ksps, 卤10.24V True Bipolar, Fully Differential Input ADC with 100dB SNR
|
File Size |
750.99K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDT723656
|
OCR Text |
...mrs1 and mrs2 . partial reset also sets the read and write pointers to the first location of the memory. unlike master reset, any settings existing prior to partial reset (i.e., programming method and partial flag default offsets) are re... |
Description |
2K x 36 x 2 Triple-Bus FIFO, 5.0V
|
File Size |
335.95K /
39 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Winbond Electronics
|
Part No. |
W78L52/P/F
|
OCR Text |
...directional i/o port. this port also provides a multiplexed low order address/data bus during accesses to external memory. p1.0 ? p1.7 port 1, bits 0 through 7. port 1 is a bidirectional i/o port with internal pull-ups. pins p1.0 and p1.1 a... |
Description |
W78C52D Wide Voltage Version
|
File Size |
174.31K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Winbond Electronics
|
Part No. |
W78C52D/DP/DF
|
OCR Text |
...directional i/o port. this port also provides a multiplexed low order address/data bus during accesses to external memory. p1.0 ? p1.7 port 1, bits 0 through 7. port 1 is a bidirectional i/o port with internal pull-ups. pins p1.0 and p1.1 a... |
Description |
8-bit MCU w/ 8Kx8 ROM, 256x8 RAM, 32 I/Os, 3 Timers, 1 Serial Port
|
File Size |
181.31K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Shenzhen Luguang Electronic Technology Co., Ltd AVAGO TECHNOLOGIES LIMI...
|
Part No. |
PEX8605
|
OCR Text |
...teed error - free packets . plx also supports data path parity and memory (ram) error correction as packets pass through the switch. power management and clock buffering the pex8605 supports the following power management st... |
Description |
Low Packet Latency & High Performance PCI Express Gen 2 Switch
|
File Size |
271.10K /
3 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Shenzhen Luguang Electronic Technology Co., Ltd AVAGO TECHNOLOGIES LIMI...
|
Part No. |
PEX8603
|
OCR Text |
...teed error - free packets . plx also supports data path parity and memory (ram ) error correction as packets pass through the switch. power management and reference clock buffers the pex8603 supports the following power manage... |
Description |
Low Packet Latency & High Performance PCI Express Gen 2 Switch
|
File Size |
248.58K /
3 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|