| |
|
 |
Xilinx
|
| Part No. |
XCV100-4BG256C
|
| OCR Text |
...vice. This routing improves I/O routability and facilitates pin locking. The Virtex architecture also includes the following circuits that connect to the GRM. * * * Dedicated block memories of 4096 bits each Clock DLLs for clock-distributio... |
| Description |
IC,FPGA,2700-CELL,CMOS,BGA,256PIN,PLASTIC
|
| File Size |
476.40K /
76 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C374 7C374
|
| OCR Text |
...M). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect. The CY7C374 is a register intensive 128-Macrocell CPLD. Every two macrocells in the device feature an associated I/O pin, resulting in 64 I/O pins ... |
| Description |
UltraLogic 128-Macrocell Flash CPLD(超逻辑28 宏单元闪速CPLD)
From old datasheet system
UltraLogic?64-Macrocell Flash CPLD
|
| File Size |
49.02K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX
|
| Part No. |
XC9500XL
|
| OCR Text |
...mmable Superior pin-locking and routability with FastCONNECT IITM switch matrix Extra wide 54-input Function Blocks Up to 90 product-terms per macrocell with individual product-term allocation *
Four pin-compatible device densities -
... |
| Description |
XC9500XL High-Performance CPLD Family
|
| File Size |
136.53K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel corp
|
| Part No. |
AT40KELNBSP AT40KEL
|
| OCR Text |
...witch planes to achieve greater routability. Up to five simultaneous local/local turns are possible. The AT40KAL/EL FPGA core cell is a highly configurable logic block based around two 3-input LUTs (8 x 1 ROM), which can be combined to prod... |
| Description |
Rad Tolerant FPGAs with FreeRAM
From old datasheet system
|
| File Size |
451.96K /
40 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
